

ENTITY counter IS

```

    PORT(
        rst      : IN std_logic;
        clk1     : IN std_logic;
        clk2     : IN std_logic;
        output    : OUT std_logic_vector(7 DOWNTO 0)
    );

```

END counter;

ARCHITECTURE amir of counter IS

```

    SIGNAL con : std_logic_vector(7 DOWNTO 0);
    BEGIN

```

```

        PROCESS(clk1, clk2)

```

```

        BEGIN

```

```

            IF rst = '1' THEN

```

```

                con <= (others => '0');

```

```

            ELSE IF (clk1 = '1' AND clk1'EVENT) OR
                    (clk2 = '1' AND clk2'EVENT) )

```

```

                con <= con + 1;

```

```

            END IF;

```

```

            output <= con;

```

```

        END PROCESS;

```

END amir;

47743.22

اسم صبحی بیگم

سوال (2)

ENTITY mem2Port IS

begin
(
end
);

PORT

(
clk : IN std_logic;
din1 : IN std_logic_vector (15 DOWN TO 0)
addr1 : IN std_logic_vector (7 DOWN TO 0);
rw1 : IN std_logic;

din2 : IN std_logic_vector (15 DOWN TO 0)
addr2 : IN std_logic_vector (7 DOWN TO 0)
rw2 : IN std_logic;

dout1 : OUT std_logic_vector (15 DOWN TO 0)
dout2 : OUT std_logic_vector (15 DOWN TO 0)
op_ok : OUT std_logic
);

END mem2Port;

اسم صبحی بیگم

ARCHITECTURE amir of mem2port IS

TYPE memType IS Array (0 TO 63) OF
std_logic_vector (15 DOWNTO 0);

SIGNAL memory_signal : memType;

BEGIN
PROCESS (clk)

BEGIN

IF clk = '1' THEN

IF (rw1 = '1' AND rw2 = '1') THEN

dout1 <= memory_signal(conv_integer(addr1));

dout2 <= memory_signal(conv_integer(addr2));

op_ok <= '1';

ELSIF (rw1 = '0' AND rw2 = '0') THEN

memory_signal(conv_integer(addr1)) <= din1;

memory_signal(conv_integer(addr2)) <= din2;

op_ok <= '0';

ELSIF (rw1 = '0' AND rw2 = '1') THEN

memory_signal(conv_integer(addr1)) <= din1;

dout2 <= memory_signal(conv_integer(addr2));

op_ok <= '1';

ELSE

memory_signal(conv_integer(addr2)) <= din2;

dout1 <= memory_signal(conv_integer(addr1));

op_ok <= '1';

END IF;

END IF;

END PROCESS;

END amir;

سؤال 3)

الف) زیرا خطا مرله دارد Process مرسوم، سببا مقاديرى كه در پايين Process قرار دانه
آپديت مكنوند و بيه سازى نيز متوقف مكنود.

ب) زیرا سخت افزار بايد از تعداد شخه هاى شتر شده مطلع باشد.

ج) WAIT ON و WAIT UNTIL مى توانند شتر شوند.
wait و wait for نمى توانند. ← زیرا delay را به ما مى گويند.

* (> BUFFER نمى تواند بيشتر از 255 بيتى داشته باشد. اما INOUT مى تواند.

(4 سوال)

ENTITY MUX8TO1 IS

PORT(

input : IN std_logic_vector (0 DOWNTO 7);

select : IN std_logic_vector (0 DOWNTO 3);

output : OUT std_logic

);

END MUX8TO1;

ARCHITECTURE amir OF MUX8TO1 IS

BEGIN

CASE select IS

WHEN "000" \Rightarrow 0 \leq input(0);

WHEN "001" \Rightarrow 0 \leq input(1);

WHEN "010" \Rightarrow 0 \leq input(2);

WHEN "011" \Rightarrow 0 \leq input(3);

WHEN "100" \Rightarrow 0 \leq input(4);

WHEN "101" \Rightarrow 0 \leq input(5);

WHEN "110" \Rightarrow 0 \leq input(6);

WHEN "111" \Rightarrow 0 \leq input(7);

END CASE;

END amir;

ENTITY q5 IS

PORT(

input : IN std_logic;

clk : IN std_logic;

output : OUT std_logic

);

END q5;

ARCHITECTURE amir of q5 IS

PROCESS

BEGIN

WAIT ON clk;

IF ck = '1' THEN

output <= input;

END IF;

END PROCESS;

END amir;


```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3  USE ieee.std_logic_arith.ALL;
4  USE ieee.std_logic_unsigned.ALL;
5  ENTITY mult IS
6  PORT (
7      n1, n2 : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
8      pd      : OUT STD_LOGIC_VECTOR(3 DOWNTO 0)
9  );
10 END mult;
11 ARCHITECTURE test OF mult IS
12     SIGNAL n1_reg : STD_LOGIC_VECTOR(2 DOWNTO 0);
13     SIGNAL pd_reg : STD_LOGIC_VECTOR(5 DOWNTO 0);
14 BEGIN
15     PROCESS (n1, n2)
16     BEGIN
17         n1_reg <= '0' & n1;
18         pd_reg <= "0000" & n2;
19         FOR i IN 1 TO 2 LOOP -- باید از 1 تا 2 باشد.
20             IF pd_reg(0) = '1' THEN
21                 pd_reg(5 DOWNTO 3) <= pd_reg(5 DOWNTO 3) + n1_reg(2 DOWNTO 0);
22             END IF;
23             pd_reg(5 DOWNTO 0) <= '0' & pd_reg(5 DOWNTO 1); -- using & instead of AND. هنگامی که می‌گنال داریم باید به صورت «مقدار دهی شود»
24         END LOOP;
25         pd <= pd_reg(5 DOWNTO 2); -- چون نمیتوانیم 6 بیت را در 4 بیت بریزیم باید بخشی از آن را بریزیم.
26     END PROCESS;
27 END test;

```

