

#### **UNIVERSITY OF TEHRAN**


### Electrical and Computer Engineering Department Digital Logic Design, ECE 367 / Digital Systems I, ECE 894 Spring 1402


### Computer Assignment 6 RT Leve Component Design and FPGA Implementation – Week 24


Name: Amirhesam Jafari rad / 810100247

**Date:** 1402/3/23


a)







## B)



# **Sorted Memory:**

```
mem_data.txt
File
      Edit
             View
// memory data file (do not edit the following line - required for mem load use)
// instance=/TB/UUT/memory/memData
// format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
0000001101101111
0000010000011010
0000010000100001
0000010001101000
0000010110100001
0000011001110110
0000011010110101
0000011110111101
0000011111110001
0000100011000000
0000101001000101
0000101010111110
0000101111111100
0000110011010000
0000111000001101
0000111001011011
0000111111000010
0001000011111100
0001000100011000
0001001000110111
0001001100100010
0001010001101101
0001010010101011
0001010101110011
0001011001000010
0001011010001001
0001011011000111
 Ln 17, Col 17
```