


به نام خدا



University of Tehran Electronic and Computer Engineering Digital Systems 1 Computer Assignment 6

Amirhossein Yavarikhoo	نام و نام خانوادگی
810199514	شماره دانشجویی
1401/3/23	تاریخ ارسال گزارش

To create a ROM, we use on chip memory 1-port ROM from basic function in quartus library.




To instantiate it we call it LUT(look up table).

Each word/data that is saved on this memory is a 16 bit number so the width of each word is 16 bits and the memory should have 16 words. This results in address for each memory be 4 bits (address [3:0]). Since this memory is read-only, we have to store initial values manually. To do so, first we open a new memory initialization file(.mif) from quartus. The values for 1/k is less than one so we have to shift them to the left by 16 bits (which equals to multiplying them by 2^{16}) and in the end consider this 16 bits as fractions.




Hexadecimal values for each 1/k is represented above.

We load this file in ROM and we have the look up table needed for this project.



Part B




Synthesis report is shown below:

low Status	Successful - Tue Jun 21 17:19:20 2022
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	coshcal
Top-level Entity Name	coshcal
Family	Cyclone IV E
Total logic elements	116 / 6,272 (2 %)
Total registers	48
Total pins	53 / 92 (58 %)
Total virtual pins	0
Total memory bits	256 / 276,480 (< 1 %)
Embedded Multiplier 9-bit elements	2 / 30 (7 %)
Total PLLs	0/2(0%)
Device	EP4CE6E22C6
Timing Models	Final

Part C

State diagram:



Verilog code for this state diagram is shown below:


```
6 7 8 9 10 11 12 13 14 15 16 17 18 12 22 3 24 4 22 6 27 8 22 9 30 1 32 33 33 35 36 37 38 39 9 41 42 44 45 6 47 7 48 9 50 15 2 5 5 5 4
                                              ready=1;
count=0:x2init0=0;x2init1=0;addinit0=0;addinit1=0;busy=0;
if (start==1'bl) nstate<=stateA;
else nstate<=state0;
end
stateA:begin
rest=0;xsel=1;x2sel=0;romsel=0;templn=0;busy=1;tempsel=0;tempinit0=0;tempinit1=1;
x2ln=1;ready=0;
rest=0</pre>
                                                          nstate<=stateB;
                                              stateB:begin
                                                         tempinitl=0;xsel=0;tempsel=1;x2sel=1;romsel=0;x2ln=0;addln=0;templn=1;
nstate<=stateC;
                                              stateC: begin
                                                          tempsel=1;x2sel=0;romsel=1;
                                                          nstate<=stateD;
                                              stateD:begin
    templn=0;count=count+1;
    nstate<=stateE;</pre>
                                              end stateE: begin
                                                          tempsel=1;x2sel=0;romsel=1;templn=1;
                                                          nstate<=stateF:
                                              nstate<=stateF;
end
stateF: begin
addln=1;templn=0;
nstate<=stateG;
end
                                              stateG:begin
                                                          addln=0;
                                                         if (count==15) nstate<=state0;
else begin nstate<=stateB;count=count+1;end
                                  endcase
                       end always@(posedge clock) begin pstate<=nstate;
```

Part D


Testbench for this circuit is shown below:

```
timescale lns/lns
module calTB();
reg clock, start;
reg xeel, tempsel, x2sel, romsel, x2init0, x2init1, x2ln, tempinit0, tempinit1, reset, addinit0, addinit1, addin, busy, ready, firsterm;
reg (3:0) count;
reg (3:0) inx;
controller UTI(start, clock, count, xsel, tempsel, x2sel, romsel, x2init0, x2init1, x2ln, tempinit0, tempinit1, reset, addinit0, addinit1, addin, busy, ready, firsterm);
coshical UTI(result, clock, reset, tempin, tempinit0, tempinit1, xsel, tempsel, x2ln, x2init0, x2init1, x2ln, x2init0, x2init1, count, addinit0, addinit1, addinit0, addinit1, firsterm);
initial begin

clock='b0;
repeat (240) #100 clock=-clock;
end
initial begin
                                        end
initial begin
start=1'b0;
inX=16'd100;
$1000;
inX=16'd16384;
start=1'b1;
```



This value is almost the same to real $\cosh(0.5)$.



1.1276259652063807852262251614027

