

## University of Tehran




School of Electrical and Computer Engineering


# Digital systems 1 Dr.Navvabi Computer Assignment #1

# Amirhosein Yavarikhoo 810199514

**Spring 1401** 

#### **1.** OAI1 gate and switch level description are shown below.





OAI1 switch level description 1 Figure

Figure 2 OAI1 complex gate design

#### 2-input NOR gate and switch level description are shown below.




Figure6 Inverter gate

Figure 5 Inverter switch level description

#### 2. OAI2 gate level design and description are shown below.

Figure 7 OAI2 gate level description




Figure 8 OAI2 gate level design

### **3.** OAI1 worst case delay calculation:




Figure 9 OAI1 worst case delay calculation

#### OAI2 worst case delay calculation:




Figure 10 OAI2 worst case delay calculation

#### Testbench System Verilog codes:

```
Ln#
1
       `timescale lns/lns
 2
     module OAIITB();
 3
              logic aa=0,bb=0,cc=0;
 4
 5
               OAIl UUT (.a(aa),.b(bb),.c(cc),.w(ww));
               initial begin
               #12 bb=1;
               #37 cc=1;
               #39 cc=0;
               #41 aa=1;
13
      endmodule
14
```

Figure 11 OAI1 testbench code

```
Ln#
1
        timescale lns/lns
 2
     module OAI2TB();
 3
              logic aa=0,bb=0,cc=0;
 4
 5
               OAI2 UUT (.a(aa),.b(bb),.c(cc),.out(ww));
 6
               initial begin
               #12 bb=1;
8
               #37 cc=1;
9
               #39 cc=0;
10
               #41 aa=1;
11
12
     endmodule
13
```

Figure 12 OAI2 Testbench code

### OAI1 simulation result vs handwriting result:



Figure 13 OAI1 testbench

### OAI1 handwritten analysis:




Figure 14 OAI1 analysis


The figures are almost the same. The only difference is that at the start I didn't account the delay and assumed that in the beginning w is 1.

OAI2 simulation result vs handwriting result:



Figure 15 OAI2 testbench result

#### OAI2 handwritten analysis:



The handwritten analysis and testbench result are similar. As we can see from the waveforms, OAI2 has less accuracy and more delay periods (periods that are X) than OAI1 which is the result of using gates to describe OAI2 rather than writing down each transistor.

4. OAI4 code is shown below:

Figure 16 OAI4 code

5. The testbench code is shown below:


```
`timescale lns/lns

    module OAITB();

          logic aa=0,bb=0,cc=0;
          wire wwl, ww2, ww4;
          OAIl oail(.a(aa),.b(bb),.c(cc),.w(wwl));
          OAI2 oai2(.a(aa),.b(bb),.c(cc),.w(ww2));
          OAI4 oai4(.a(aa),.b(bb),.c(cc),.w(ww4));
          initial begin
          #12 bb=1;
          #37 cc=1;
          #39 cc=0;
          #41 aa=1;
          #43 bb=0;
          #40 aa=0;
          #25 $stop;
          end
 endmodule
```

Figure 17 multiple OAIs testbench

This is the first testbench of OAI1,OAI2 and OAI4:



We change delay values of OAI4 in a new file and call it OAI5.

With almost reducing 2ns for each delay the wave looks pretty similar to OAI1.

Figure 18 OAI5 code



Figure 19 OAI5 wave comparison with OAI1


6.A valid BCD number is a 4-bit number between 0 and 9. To implement this logically, we name the bits ABCD (from left to right). If A is 0, then we have no problem because the maximum number would be 7. Now if we assume A is 1, B and C should both be 0.

Therefore we can implement the logic like this:

$$w = \bar{A} + \bar{B}\bar{C}$$

As we can see, this is the logic of OAI so we can create a BCD detector using only 1 OAI with inputs of A,B and C and the output will be w.

If w is 1, then the number is valid.



**CS** Scanned with CamScanner

Figure 20 BCD detector

7. Three different versions are shown below:

```
1
      timescale lns/lns
2
    module BCD1 (input a,input b,input c,output w);
3
              OAI1 G1(.a(a),.b(b),.c(c),.w(w));
    endmodule
4
5
    module BCD2 (input a,input b,input c,output w);
6
              OAI2 G2(.a(a),.b(b),.c(c),.w(w));
    endmodule
7
8
    module BCD5 (input a,input b,input c,output w);
9
             OAI5 G5(.a(a),.b(b),.c(c),.w(w));
    L endmodule
.0
.1
```

Figure 21 BCDs

8. The testbench code is shown below:

```
1
       `timescale lns/lns
 2
     module BCDsTb();
 3
               logic aa=0,bb=0,cc=0;
 4
               wire wwl, ww2, ww5;
 5
                BCD1 bcd1(.a(aa),.b(bb),.c(cc),.w(wwl));
 6
                BCD2 bcd2(.a(aa),.b(bb),.c(cc),.w(ww2));
 7
                BCD5 bcd5(.a(aa),.b(bb),.c(cc),.w(ww5));
 8
     白
                initial begin
 9
                #12 bb=1;
10
                #37 cc=1;
11
                #39 cc=0;
                #41 aa=1;
12
13
                #43 bb=0;
14
                #40 aa=0;
15
                #40 cc=1;
16
                #40 aa=1;
17
                #25 $stop;
18
                end
19
       endmodule
```

Figure 22 BCDs testbench

Here is the result of the testbench:



Figure 23 BCDs testbench result

Analysis: BCD1 is created in switch level design (we described OAI1 as a complex gate). This causes our detector to have X value and the simulation takes longer but the number of transistors used in this design is 6 and it is more efficient regarding power consumption. Simulating BCD2 is faster because we built it with gates. However, by using multiple gates we have sacrificed accuracy and power consumption. With a simple calculation we can

understand that BCD2 has 12 transistors but the simulation will run more smoothly. Using Verilog primitive gates in BCD5 eliminates the X value shown in BCD1 and BCD2 but it has the most power consumption due to having 14 transistors.

#### Codes:

```
Ln#
 1
        `timescale lns/lns
     module MyNor(input a, input b, output w);
               supplyl Vdd;
 3
 4
               supply0 Gnd;
 5
               wire x;
 6
               pmos # (5,6,7) T7 (x, Vdd, a);
 7
               pmos #(5,6,7)T8(w,x,b);
 8
               nmos # (3,4,5) T9 (w, Gnd, a);
 9
               nmos #(3,4,5)T10(w,Gnd,b);
      L endmodule
10
  `timescale lns/lns
module Myinverter(input a,output w);
          supplyl Vdd;
          supply0 Gnd;
          pmos #(5,6,7) Tll(w,Vdd,a);
          nmos #(3,4,5) T12(w,Gnd,a);
 L endmodule
Ln#
 1
        timescale lns/lns
     module OAI1 (input a, input b, input c, output w);
               supplyl Vdd;
 3
 4
               supply0 Gnd;
 5
               wire x, y, z;
               pmos #(5,6,7) Tl(x,Vdd,a);
 6
 7
               pmos #(5,6,7) T2(w,x,b);
               pmos #(5,6,7) T3(w,Vdd,c);
 8
               nmos #(3,4,5) T4(z,Gnd,a);
 9
               nmos #(3,4,5) T5(z,Gnd,b);
10
               nmos \#(3,4,5) T6(w,z,c);
11
      - endmodule
12
1
     `timescale lns/lns
2
    module OAI2 (input a, input b, input c ,output w);
3
              supplyl Vdd;
4
              supply0 Gnd;
5
              wire x,y,z;
6
              MyNor Gl(.a(a),.b(b),.w(x));
              Myinverter G2(.a(c),.w(y));
7
8
              MyNor G3(.a(x),.b(y),.w(z));
9
              Myinverter G4 (.a(z),.w(w));
     L endmodule
10
```

```
`timescale lns/lns
2
    module OAIITB();
3
               logic aa=0,bb=0,cc=0;
4
               wire ww;
5
               OAI1 UUT (.a(aa),.b(bb),.c(cc),.w(ww));
6
    中
               initial begin
7
               #12 bb=1;
8
               #37 cc=1;
9
               #39 cc=0;
LO
               #41 aa=1;
11
               #25 $stop;
12
               end
13
     endmodule
L4
 1
        `timescale lns/lns
      pmodule OAI2TB();
  2
  3
                logic aa=0,bb=0,cc=0;
  4
                wire ww;
  5
                OAI2 UUT(.a(aa),.b(bb),.c(cc),.w(ww));
  6
      白
                initial begin
  7
                #12 bb=1;
  8
                #37 cc=1;
  9
                 #39 cc=0;
 10
                 #41 aa=1;
 11
                #25 $stop;
 12
                end
      L endmodule
 13
 14
       `timescale lns/lns
1
 2
     module OAI4(input a,input b,input c,output w);
 3
               wire x, y;
 4
               or #(10,12) G1(x,a,b);
 5
               and #(10,12) G2(y,x,c);
 6
               not #(10,12) G3(w,y);
 7
     endmodule
8
1
       `timescale lns/lns
 2
     module MultipleOAITB();
3
               logic aa=0,bb=0,cc=0;
 4
               wire ww1,ww2,ww5;
 5
               OAIl oail(.a(aa),.b(bb),.c(cc),.w(wwl));
 6
               OAI2 oai2(.a(aa),.b(bb),.c(cc),.w(ww2));
 7
               OAI5 oai5(.a(aa),.b(bb),.c(cc),.w(ww5));
 8
     中
               initial begin
9
               #12 bb=1;
10
               #37 cc=1;
11
               #39 cc=0;
12
               #41 aa=1;
13
               #43 bb=0;
14
               #40 aa=0;
15
               #25 $stop;
16
               end
     - endmodule
17
```

```
1
       `timescale lns/lns
 2
     module OAI5(input a,input b,input c,output w);
 3
               wire x,y;
 4
               or \#(8,10) Gl(x,a,b);
 5
               and \#(4,6) G2(y,x,c);
 6
               not #(2,3) G3(w,y);
 7
     L endmodule
 1
      `timescale lns/lns
 2
     module BCD1(input a,input b,input c,output w);
 3
               OAI1 Gl(.a(a),.b(b),.c(c),.w(w));
     L endmodule
 4
 5
    module BCD2(input a,input b,input c,output w);
 6
               OAI2 G2(.a(a),.b(b),.c(c),.w(w));
     endmodule
 7
8
     module BCD5 (input a,input b,input c,output w);
9
               OAI5 G5(.a(a),.b(b),.c(c),.w(w));
     endmodule
10
11
 1
        `timescale lns/lns
  2
     module BCDsTb();
  3
               logic aa=0,bb=0,cc=0;
  4
                wire wwl, ww2, ww5;
  5
               BCD1 bcd1(.a(aa),.b(bb),.c(cc),.w(wwl));
  6
               BCD2 bcd2(.a(aa),.b(bb),.c(cc),.w(ww2));
  7
               BCD5 bcd5(.a(aa),.b(bb),.c(cc),.w(ww5));
 8
     白
               initial begin
 9
                #12 bb=1;
 10
                #37 cc=1;
 11
                #39 cc=0;
 12
                #41 aa=1;
 13
                #43 bb=0;
 14
                #40 aa=0;
 15
                #40 cc=1;
 16
                #40 aa=1;
 17
                #25 $stop;
 18
                end
      endmodule
 19
 20
 21
```