Experiment 4 – Accelerator and Wrappers

Amirhosein Yavarikhoo 810199514

Abstract— Exponential calculation is an important part of many high level designs. This calculation may take a lot of time if it's integrated into the processor. To improve speed and area, we use an accelerator which is specified to only do exponential function.

Keywords: Accelerator, Wrapper, SOC, Handshaking, FPGA

I. INTRODUCTION

Accelerators are used to improve speed of a system by doing a specified job. Because of this specific nature of the function, accelerator's datapath is rather simple. To connect this accelerator to other parts of a system, we use a wrapper.

II. EXPONENTIAL ENGINE

An exponential engine is already designed. A testbench for this design is shown below:

```
Ln#
 1
         timescale lns/lns
      □ module expoTB();
        wire done;
        wire [1:0] int;
        wire [15:0] frac;
        reg clk, rst, start;
        reg [15:0] x;
        exponential UUT (clk,rst,start,x,done,int,frac);
      initial begin
        clk=1'b0;
        repeat (600) #5 clk=~clk;
        end
 13
      initial begin
 14
        rst=1'b1;
 15
        start=1'b0;
 16
        #10 rst=1'b0;
 17
        start=1'b1;
 18
        x=16'd15000;
 19
        #5 start=1'b0;
 20
        #800:
 21
        x=16'd35000:
 22
        start=1'b0:
 23
        #5 start=1'bl:
 24
        #5 start=1'b0:
 25
        #800:
 26
        x=16'd50000;
 27
        start=1'b0;
 28
        #5 start=1'b1;
 29
        #5 start=1'b0;
 30
        #800:
 31
        end
      endmodule
```

Waveform result of this testbench is shown in Fig.

\$1.	Msgs	
/expoTB/ck	1	
/expoTB/done		
☐ / /expoTB/frac	0010010011111000	[] [] [] [] [] [] [] [] [] []
☐- /expoTB/int		101 1101 11110
/expoTB/rst		
/expoTB/start		
☐ → /expoT8/x	1100001101010000	0011010000110100 (10001000)0111000 (1100001101000

To verify the output, we calculate these exponentials by hand:


• Scenario 1: the first x is 15000. Considering that x is between 0 and 1, we have to divide it by 65536. 15000/65536=0.2288. Exponential of this number is nearly 1.245. Integer part of this circuit is 01 which equals to 1 and fractional part is 0100000111010010

- which equals to 16850. Since this is fractional part we have to divide it by 65536 which equals to 0.257. Exponential of this number was 1.245 and the output generated by circuit is 1.257 which is acceptable.
- X equals to 0.534. Exponential calculation done by hand is 1.702. Fractional part of the result generated by circuit is 1011010010101011 which equals to 0.705. Integer part of the result is 1. Calculation done by hand is 1.702 and the calculation done by circuit is 1.705 which is acceptable.
- X equals to 0.763. Exponential calculation done by hand is 2.1397. Fractional part of the result generated by circuit is 0010010011111000 which equals to 0.144. Integer part of the result is 2. Calculation done by hand is 2.1397 and the calculation done by circuit is 2.144 which is acceptable.

Synthesis report of this engine is shown below:




Maximum frequency of this accelerator is shown in Fig



III. EXPONENTIAL ACCELERATOR WRAPPER

Datapath and Controller diagram of this wrapper is shown below:



This wrapper has multiple parts. Verilog description of the controller is shown below:

```
always%[ps, start, eng_dome, co)bepin

dome = 1"b0; wr_peq = 1"b0; sh_en = 1"b0; ld = 1"b0; eng_start = 1"b0; ui_reg_ld = 1"b0; cnt_rst=1"b0;

cnt_end_b0;

case[ps]

case[ps]

cnt_rst=1"b1;

dome=1"b1;
     end
S1: begin
     end

$2:begin

    1d = 1'b1;

    ui_reg_ld = 1'b1;

    - a
     S3:begin
eng_start = 1'b1;
     end
S4:begin
```

We also need a shift register. Verilog description of this component is shown below:

```
module shiftReg(input clk, rst, sh_en, ld, input[15:0] vi, output [15:0] out);
reg [15:0] shift_reg;
  always([posedge clk) begin
if (rst) shift_reg = 16'd0;
else if (ld) shift_reg=v1;
else if (sh_en) shift_reg= shift_reg<<1;
assign out=shift_reg;
```

A simple combinational shif and one pulser generator is needed too. Verilog descriptions of these components are shown in Fig ... and Fig


```
module shiftComb(input[1:0] shiftNum, input[17:0] in, output [20:0] out);
assign out = {3*b000,in} << shiftNum;
endmodule</pre>
```

```
module one_pulser( input clk, rst, clkPB, output reg clkEn );
              reg [1:0] ps, ns;
              always @(posedge clk, posedge rst) begin
          ns = 2'b0:
           2'b0: ns = clkPB ? 2'b01 : 2'b0;
2'b01: begin ns = 2'b10; clkEn = 1'b1; end
2'b10: begin ns = clkPB ? 2'b10: 2'b0; clkEn = 1'b0; end
default: ns = 2'b0;
9
10
            endcase
13
14
          always @(posedge clk, posedge rst) begin
          if (rst)
ps <= 2'b0 ;
          else
ps <= ns;
              end
         endmodule
```

These components are connected and instanciated in the code shown below:

```
clk,start,rst,input [1:0]ui,input[4:0] vi,output wr_req,output [20:0] wr_data,output done);
```

Testbench for this wrapper is shown in Fig.. .



Vi is 0000101000000000 which equals to 0.0390625.

ui is 2.

We have:

$$z = \frac{u}{\log_2^e}$$

So z=1.386

According to the formulas:

$$output = e^{z + v * 2^{N-1}}$$

Where N is each iteration of the calculation.

Hand calculation	Result accelerator	from	N
4.157	4.159		1
4.323	4.324		2
4.674	4.676		3
5.463	5.466		4

Secodn scenario:

Vi is 00011000000000 which equals to 0.0234375.


Ui is 3.

Z equals to 2.0794.

Hand calculation	Result from	m N
8.189	8.1892	1
8.383	8.383	2
8.781	8.785	3
9.611	9.649	4

Outputs are almost equal to hand calculations.


Max frequency of this wrapper is shown below:



IV. IMPLEMENTING ACCELERATOR ON FPGA Accelerator with FIFO and Onepulser design is shown below:


Flow Status	Successful - Mon Jun 12 08:19:17 2023	
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition	
Revision Name	LAB4	
Top-level Entity Name	LAB4	
Family	Cyclone IV E	
Device	EP4CE6E22A7	
Timing Models	Final	
Total logic elements	170 / 6,272 (3%)	
Total registers	82	
Total pins	36 / 92 (39 %)	
Total virtual pins	0	
Total memory bits	84 / 276,480 (< 1 %)	
Embedded Multiplier 9-bit elements	2 / 30 (7 %)	
Total PLLs	0/2(0%)	

Synthesis report of the whole design is shown in Fig



Results of the testing on board is shown below:









LED green 5 and 4 reperesent used signal that fifo shows. As we push the button each time an ouput pops from the FIFO. Red LEDs show most significant bits of output.