

Experiment 4 – Accelerator and Wrappers

Amirhosein Yavarikhoo 810199514

Abstract— Exponential calculation is an important part of many high level designs. This calculation may take a lot of time if it's integrated into the processor. To improve speed and area, we use an accelerator which is specified to only do exponential function.

Keywords: Accelerator, Wrapper, SOC, Handshaking, FPGA

I. INTRODUCTION


Accelerators are used to improve speed of a system by doing a specified job. Because of this specific nature of the function, accelerator's datapath is rather simple. To connect this accelerator to other parts of a system, we use a wrapper.

II. EXPONENTIAL ENGINE

An exponential engine is already designed. A testbench for this design is shown below:

```
Ln#
1  `timescale 1ns/1ns
2  module expoTB();
3  wire done;
4  wire [1:0] int;
5  wire [15:0] frac;
6  reg clk,rst,start;
7  reg [15:0] x;
8  exponential UUT (clk,rst,start,x,done,int,frac);
9  initial begin
10  clk=1'b0;
11  repeat (600) #5 clk=~clk;
12  end
13  initial begin
14  rst=1'b1;
15  start=1'b0;
16  #10 rst=1'b0;
17  start=1'b1;
18  x=16'd15000;
19  #5 start=1'b0;
20  #800;
21  x=16'd35000;
22  start=1'b0;
23  #5 start=1'b1;
24  #5 start=1'b0;
25  #800;
26  x=16'd50000;
27  start=1'b0;
28  #5 start=1'b1;
29  #5 start=1'b0;
30  #800;
31  end
32  endmodule
33
```

Waveform result of this testbench is shown in Fig.



To verify the output, we calculate these exponentials by hand:

- Scenario 1: the first x is 15000. Considering that x is between 0 and 1, we have to divide it by 65536. $15000/65536=0.2288$. Exponential of this number is nearly 1.245. Integer part of this circuit is 01 which equals to 1 and fractional part is 0100000111010010


which equals to 16850. Since this is fractional part we have to divide it by 65536 which equals to 0.257. Exponential of this number was 1.245 and the output generated by circuit is 1.257 which is acceptable.

- X equals to 0.534. Exponential calculation done by hand is 1.702. Fractional part of the result generated by circuit is 1011010010101011 which equals to 0.705. Integer part of the result is 1. Calculation done by hand is 1.702 and the calculation done by circuit is 1.705 which is acceptable.
- X equals to 0.763. Exponential calculation done by hand is 2.1397. Fractional part of the result generated by circuit is 0010010011111000 which equals to 0.144. Integer part of the result is 2. Calculation done by hand is 2.1397 and the calculation done by circuit is 2.144 which is acceptable.

Synthesis report of this engine is shown below:

Flow Status	Successful - Wed May 24 08:52:00 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	exponential
Top-level Entity Name	exponential
Family	Cyclone IV E
Device	EP4CE6E22A7
Timing Models	Final
Total logic elements	101 / 6,272 (2 %)
Total registers	60
Total pins	38 / 92 (41 %)
Total virtual pins	0
Total memory bits	0 / 276,480 (0 %)
Embedded Multiplier 9-bit elements	2 / 30 (7 %)
Total PLLs	0 / 2 (0 %)

Maximum frequency of this accelerator is shown in Fig.



III. EXPONENTIAL ACCELERATOR WRAPPER

[illegible]

```

1 module wrapper_cpu (input clk,rst,start,eng_done,co,output reg done,wr_req,sh_en,ld,eng_start,ui_reg_ld,cnt_rst);
2     reg [20] ps, ns;
3     parameter [20]
4         S0 = 0, S1 = 1, S2 = 2, S3 = 3, S4 = 4, S5=5;
5     always@(ps, start, eng_done, co)begin
6         ns = S0;
7         case(ps)
8             S0:
9                 ns = (start)? S1 : S0;
10            S1:
11                ns = (start)? S1 : S2;
12            S2:
13                ns = S3;
14            S3:
15                ns = S4;
16            S4: ns = (eng_done) ? ((~co)?S5:S0):S4;
17            S5:
18                ns = S3;
19        endcase
20    end
21
22    always@(ps, start, eng_done, co)begin
23        done = 'b0; wr_req = 'b0; sh_en = 'b0; ld = 'b0; eng_start = 'b0; ui_reg_ld = 'b0; cnt_rst='b0;
24        cnt_en='b0;
25    case(ps)
26        S0:begin
27            cnt_rst='b1;
28            done='b1;
29        end
30        S1: begin
31
32        end
33        S2:begin
34            ld = 'b1;
35            ui_reg_ld = 'b1;
36        end
37        S3:begin
38            eng_start = 'b1;
39        end
40        S4:begin
41        end
42        S5:begin
43            wr_req = 'b1;
44            sh_en = 'b1;
45            cnt_en = 'b1;
46        end
47    endcase
48 end
49
50 always@(posedge clk,posedge rst)begin
51     if(rst == 'b1)
52         ps <= S0;
53     else
54         ps <= ns;
55 end
56 endmodule

```

```

1 module shiftReg(input clk, rst, sh_en, ld, input[15:0] vi, output [15:0] out);
2   reg [15:0] shift_reg;
3   always@(posedge clk) begin
4       if (rst) shift_reg = 16'd0;
5       else if (ld) shift_reg=vi;
6       else if (sh_en) shift_reg= shift_reg<<1;
7   end
8   assign out=shift_reg;
9 endmodule
10
11

```

Ln#	
1	module shiftComb(input[1:0] shiftNum, input[17:0] in, output [20:0] out);
2	assign out = {3'b000,in} << shiftNum;
3	endmodule
4	
5	

```
Ln# 1 module one_pulser( input clk, rst, clkPB, output reg clkEn );
2     reg [1:0] ps, ns;
3
4     always @(posedge clk, posedge rst) begin
5
6         ns = 2'b0;
7         case (ps)
8             2'b0 :      ns = clkPB ? 2'b01 : 2'b0;
9             2'b01 : begin ns = 2'b10; clkEn = 1'b1; end
10            2'b10 : begin ns = clkPB ? 2'b10 : 2'b0; clkEn = 1'b0; end
11            default: ns = 2'b0;
12        endcase
13    end
14    always @(posedge clk, posedge rst) begin
15        if(rst)
16            ps <= 2'b0 ;
17        else
18            ps <= ns;
19        end
20    endmodule
```

```

1 module wrapper (input clk,start,rst_input [10]vi,input [40]vi_out,wr_req_output [20]wr_data,wr_data_output);
2   wire [150] shift_reg_input;
3   assign shift_reg_input[0:150] = 8'b000000000;
4   wire [150] exp_exp_input_frac;
5   wire [10] exp_int_ui_out;
6   wire exp_done,ui_load,sh_en,shift_reg_load,exp_start,shift_reg_en,count_en,rst_count,count_co;
7   exponential expo (clk,rst,exp_int_exp_input_frac,exp_int_exp_input_frac);
8   shiftCoat shiftCoat (ui_out,exp_start,exp_frac,wr_data);
9   Register ui_reg (clk,rst,ui_load,ui_out);
10  shiftReg shiftReg (clk,rst,shift_reg_en,shift_reg_load,shift_reg_input,exp_input);
11  wrapper_cu cu (clk,rst,start,exp_done,count_co_done,wr_req,shift_reg_en,shift_reg_load,exp_start,ui_load,count_en,rst_count);
12  twoCounter count (clk,rst,count_en,count_co);
13  endmodule
14

```

The screenshot shows the Windows Task Manager Performance tab. The 'CPU' section at the top indicates 100% usage. The 'Processes' list shows several instances of 'perl.exe' from 'C:\Program Files\GnuWin32\bin\' and 'C:\Program Files\GnuWin32\bin\perl.exe'. The 'Details' pane shows the 'perl.exe' process with a PID of 1000, a PPID of 0, and a CPU usage of 100%.

ui is 2.

We have:

$$z = \frac{u}{\log_2 e}$$

So $z=1.386$

According to the formulas:

$$output = e^{z+v*2^{N-1}}$$

Where N is each iteration of the calculation.

Hand calculation	Result from accelerator	N
4.157	4.159	1
4.323	4.324	2
4.674	4.676	3
5.463	5.466	4

Secodn scenario:

Vi is 00011000000000 which equals to 0.0234375.

U_i is 3.

Z equals to 2.0794.

Hand calculation	Result from accelerator	N
8.189	8.1892	1
8.383	8.383	2
8.781	8.785	3
9.611	9.649	4

Outputs are almost equal to hand calculations.

Max frequency of this wrapper is shown below:


Slow 1200mV 125C Model Fmax Summary				
<<Filter>>				
	Fmax	Restricted Fmax	Clock Name	Note
1	136.11 MHz	136.11 MHz	clk	

IV. IMPLEMENTING ACCELERATOR ON FPGA


Accelerator with FIFO and Onepulser design is shown below:



Flow Status	Successful - Mon Jun 12 08:19:17 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	LAB4
Top-level Entity Name	LAB4
Family	Cyclone IV E
Device	EP4CE6E22A7
Timing Models	Final
Total logic elements	170 / 6,272 (3 %)
Total registers	82
Total pins	36 / 92 (39 %)
Total virtual pins	0
Total memory bits	84 / 276,480 (< 1 %)
Embedded Multiplier 9-bit elements	2 / 30 (7 %)
Total PLLs	0 / 2 (0 %)


Synthesis report of the whole design is shown in Fig



Results of the testing on board is shown below:







LED green 5 and 4 represent used signal that fifo shows. As we push the button each time an output pops from the FIFO. Red LEDs show most significant bits of output.