

NMOS AND CMOS INVERTER

CHARACTERISTICS

AMIRTHA PRASAD

22BEC1002

AIM:

To analyze the characteristics of NMOS inverter with resistive load and CMOS inverter.

TOOLS REQUIRED:

Linux operated computing system, Cadence® Virtuoso, gpdtk
180nm technology library


NMOS INVERTER:

PROCEDURE:


1. Create a schematic.
2. Configure DC Analysis with the input gate voltage V_{gs} as the component parameter and sweep range of 0 to 1.8V
 - Plot the drain current I_D .
3. Define the resistance R as a variable parameter “x”
 - Configure dc analysis for various drain source voltage V_{ds} by defining it as the component parameter and sweep range of 0 to 1.8V
 - Plot the drain current I_D
 - Perform the parametric analysis for various values of R which is defined as “x”.

SCREENSHOTS:


1. NMOS INVERTER CIRCUIT WITH RESISTIVE LOAD:




2. CHARACTERISTICS:



3. INVERTER WITH VARIABLE RESISTOR:



4. PARAMETRIC ANALYSIS:



INFERENCE:

1. From the graphs, till $V_{gs} < V_{th}$ in cut-off region, (input: logic 0) it is seen that NMOS does not conduct. Hence no current and voltage drop across resistance is 0. $V_{out} = V_{dd}$. Output logic: 1.
2. If V_{gs} is slightly greater than V_{th} , (linear), there is a potential drop in resistance and device starts conducting. This is called transition period and $V_{out} < V_{dd}$ (slightly).
3. In saturation region where $V_{gs} \gg V_{th}$ input logic is 1. Increase in I_d results in very high potential drop in resistance. V_{out} is close to 0.
4. Disadvantage of NMOS inverter is that to get ideal characteristics, we need high value of resistance which will take up large area.


CMOS CHARACTERISTICS:

PROCEDURE:


1. Create a schematic and define the input pattern as
 - One value=1.8
 - Zero value=0
 - Rise time=1ps
 - Fall time=1ps
 - Period = 25 ns
 - Source type= bit
 - Pattern parameter=10110
 - Apply → OK
2. Perform transient analysis and obtain the transient signals
3. Perform dc analysis and varying it from 0 to 1.8V and the output to be plotted as the output voltage.
4. Create the symbol of inverters and do transient analysis.

SCREENSHOTS:


1. SCHEMATIC FOR TRANSIENT ANALYSIS:




2. TRANSIENT ANALYSIS:




3. DC ANALYSIS SCHEMATIC:




4. DC CHARACTERISTICS:



5. SYMBOL CREATION FOR INVERTER:



6. TRANSIENT ANALYSIS:



INFERENCES:

1. CMOS inverter solves the problem in NMOS since it does not have a resistance.
2. If logic 1 is given, NMOS is switched on and switch is closed between S and D. Since both S and D are grounded, output is 0 (pull-down).
3. If logic 0 is given, PMOS is switched on and S and D are connected to each other giving $V_{out}=V_{dd}$, in other words, logic 1 output is obtained (pull-up).