Interrupt

curr exec. → some except^n occurred → µp stops curr exec.

INT 21H
$\frac{5}{0}$ = undef (DIV BY ZERO)
NULL PTR EXCEPT^n
STACK OVERFLOW EXCEPT^n

main prog

→ Except^n/Interrupt occurred!

What happens when a µp is interrupted?
① suspends curr execut^n
② jumps to ISR

WHAT IS ISR? → other name: Interrupt Vector/Intr. Ptr/Intr. func.

ISR → Interrupt Service Routine:
special procedure/function that runs automatically when an interrupt occurs

main mem. → ISR for DIV BY ZERO

main prog.
L1 L2 L3 L4 L5 L6 L7 L8
proc.
IRET
ENDP

L5 ত interrupt হলে
↓
ISR for that interrupt executed
↓
returns to the next line (L6)

How ISR works in 8086?

1. INTR occurs
2. CPU saves curr state (Flags, CS, IP)
3. CPU jumps to ISR addr. (from IVT) → What is IVT? (other name: Intr. Ptr. Table)
4. ISR executes
5. ISR ends with IRET
6. CPU returns to prev. prog.

Interrupt vector Table

INT no.	ISR addr./mem loc.
INT 0	→ ISR addr.
INT 1	→ ISR addr.
INT 2	→ ISR addr.
⋮	⋮

Step 2: PUSH
1. PUSH Flags
2. Clear IF
3. Clear TF
4. Push CS
5. Push IP
6. Fetch ISR addr.

IRET
Step 5: POP
1. POP IP
2. POP CS
3. POP Flags

MOV AX,5
DIV 0 → Interrupt → PUSH → ISR executes → IRET: POP
MOV BX,3
Returns to prev. prog.

from IVT → ISR addr.

Interrupt
- hw intr.
  - maskable → µp can ignore/delay/deny if IF=0 → INTR pin(18)
  - non-maskable → µp can (NOT) deny/ignore/delay → NMI pin(17)
- SW intr.

INT n ; n = interrupt type
256 types of interrupt (00 to FF/00 to 255)

8086 intr. → 3 src.
① External src (INTR/NMI)
  - hw intr.
  - user-def. intr.
② Internal ins. INT → code এ প্রোগ্রাম interrupt চাইলে হয়েছে e.g. INT 21H
  - SW intr.
  - user-def. intr.
③ Pre-defined interrupts → যখন µp design করার সময় architect ই চিন্তা করে কিছু intr. হলে কী কী: & they have also designed sol^n's for those interrupts. e.g. DIV BY ZERO

Src	Interrupt	Type
µp	DIV Error	0
µp	Single step	1
hw	NMI	2
µp/SW	Breakpoint	3
µp	Overflow	4
hw	INTR	Type supplied by ext. ckt
SW	INT n	n (0-255)

INT 0, 1, ..., 255
256 ISR/Intr. vector/Intr. ptr/Intr. func.
↓
each ISR has an ID

INT 0 → Div By Zero → execute ISR to handle

INT n	ISR addr/mem loc
INT 0	→

Inter. Vector Table / Intr. Ptr. Table (IVT)

256 ISR → 1KB of main memory → reserved for interrupts

Tot space for interrupts = 1KB = 1024B
No. of intr = 256
∴ Space for each intr = $\frac{1024B}{256}$ = 4B.

INT2 → 4Byte
INT1 → 4Byte
INT0 → 4Byte

$IP_{loc} = type_n \times 4$
$CS_{loc} = (type_n \times 4) + 2$

Interrupt Part 2 (PIC)

Interrupt generation → 2 ways: ① Polled I/O or Programmed I/O
② Interrupted I/O

① Polled I/O or Programmed I/O
- up continuously checks (polls) to see if a device is ready/not
- not ready
  ↳ up keeps polling (busy waiting)

Disadv:
- not fast + ineff.
- time waste

② Interrupted I/O
- Device notifies up when it is ready by using an INTR signal
- handled by interrupt handler

Adv:
- efficient + faster

Interrupt Types based on ISR ID
① Predefined → 5 → Type 0: DIV ERR, 1: SINGLE STEP, 2: NMI, 3: BREAKPT, 4: OVERFLOW
② Reserved → 27
③ Available for user → 224

8086 interrupt priority (P) when 2/more interrupts occur at the same time?


P ① Internal/SW interrupts : DIV ERR, INTn, INT O → serviced immediately ↑ can interrupt any ISR
P ② NMI (type 2) → serviced when no internal (P①) interrupt occurs ↑ can interrupt any ISR (including an ISR servicing a higher-priority internal/SW interrupt)
P ③ INTR → if IF=1 + no NMI occurs
↳ not possible to attempt if IF=0 & TF=0
P ④ Single Step / Trap → serviced at last
↳ not possible if IF=TF=0

priority: H → L


e.g.
DIV
↓
Divide Error ISR starts
↓
NMI interrupts Divide Error ISR
↓
NMI ISR
↓
IRET
↓
Continue Divide Error ISR
↓
IRET
↓
Main Program

- NMI is not ignored simply bcz an internal interrupt is occurring
- Internal interrupt gets 1st entry but NMI can interrupt its ISR
  ↓
  i.e., an interrupt procedure always may be interrupted by a request arriving on NMI.

Example 1: main prog → SW (P1) inter. → NMI (P2) inter.
↳ INTn + NMI (diff priority)



Example 2: main prog → NMI (P2) inter. → NMI (P2) inter.
↳ NMI + NMI same priority



Example 3: main prog → INTR → INTR
↳ INTR + INTR (Same priority)

Programmable Interrupt Controller (PIC)

INT 33 instruction : SW → not affected by IF → non-maskable
generated interrupts

NMI / interrupt type 2 via NMI pin : non-maskable hardware INT

HW interrupt via INTR : maskable by IF

INT 2 instruction
↓
SW generated
↓
not affected by IF
↓
non-maskable
INT2 vs NMI

INT n ≠ INTR with type n
i.e. type no. ≠ interrupt source

- Interrupt type no. eg: INT 33 maskable/non-maskable depend on IF
  ↳ Rather it depends on entry mechanism

"HW interrupts can also be represented as SW interrupts"
↳ A HW interrupt & a SW interrupt can use the same interrupt type no. & therefore invoke the same ISR

SW generated → non-maskable
Prog → INT 33 → Type 33 ISR
HW → INTR → PIC 8259A
↳ HW generated via INTR pin → maskable


PIC places interr. type no. to up via data bus

up ⟷ PIC
data bus

PROGRAMMABLE INTERRUPT CONTROLLER (PIC)

Task: ① prioritization
② provides IVT no. to µp

↳ works as an assistant for µp to deal w INTR



NOTE: 8259A deals with maskable interrupts (INTR)
NOT non-maskable interrupts (NMI)

① 8259A informs µp 8086 about maskable interrupt via INTR

② If µp wants to handle, 8086 sends ACK to 8259A via $\overline{INTA}$

2 low signals



① Ready to serve the interrupt ② give µp the interrupt no./ISR no./-type

③ Data bus 8-bit → WHY? ↷

Total interrupt type = 256 = 2^8 → so 8 bits to represent/256 types of interrupts address

Formula: $\log_2(n)$ bit data bus for n type of interrupts

If 4096 types → then $\log_2(4096)$ = 12 bits data bus to be used.

8086 sets priority on IR0-7 in 2 ways:

default mode ↷

① Fixed Priority Mode: IR0 → highest priority ↓ IR7 → lowest priority

Say, µp serving IR4 now. At that time, INTR from IR1 and IR7 came concurrently. µp will prioritize IR0.

② Rotating priority mode: priority given sequentially

Say, µp serving INTR from IR5. At that time, INTR via IR0 came. But µp will give priority to IR6, IR7, IR0, ... in that order.

8259A architecture

- has 3 registers

7 6 5 4 3 2 1 0 (L ← → H)

all 8bit reg. ↓ SAME size

① IRR (Interrupt Req. Reg.): tracks pins where interrupt has occurred/been triggered
② ISR (Interrupt Service Reg.): tracks which INTR is being serviced by the µp now
③ IMR (Interrupt Mask Reg.): tracks which INTR are masked by the µp

NOTE: Masking done by µp (NOT) by the PIC

- Priority Resolver (PR) → Decides µp কোন INTR কে serve করবে

⊛ Cascading 8259A PIC

master PIC
slave PIC

CAS0, 1, 2 ⟶ used to identify which slave 8259A should respond to an interrupt acknowledge ⟶

3 pins

as 8 slaves can be connected via IR0-7

$\log_2(8) = 3$ pins

$\lceil \log_2(n) \rceil$ pins

When a slave requests an interrupt:

1. Slave raises INTR req, via master's IR lines
2. Master recognizes the interrupt
3. During $\overline{INTA}$ (ACK), master puts a 3-bit code on CAS0-2 to select the slave whose ireq. will be serviced
4. The slave places the appropriate inter. type onto the data bus

A fully cascaded 8259A sys. can have : 1 master + 8 (max) slaves = 9 PICs

+

can provide $8 \times 8 = 64$ interrupt req. inputs

64 intr. req

$8 + 7N$

$= 8 + 7(8)$

why $(n-1)$; n = IR pins

↳ bc2 every slave needs to occupy one IR-line of master

every slave adds n inter. srcs but consumes 1 IR-line of the master

If each PIC has n IR-lines & N slaves,

Total req = $n + (n-1)N$