

Lecture 4 Basic Caches

Fall 2016

Pejman Lotfi-Kamran



Adapted from slides originally developed by Profs. Falsafi, Hill, Hoe, Lipasti, Shen, Smith, Sohi, and Vijaykumar of Carnegie Mellon University, EPFL, Purdue University, and University of Wisconsin.

Lecture 4
Slide 1

Where Are We?

| Fr | Sa | Su | Mo | Tu |
|----|--------------|----|--------------|----|
| | 27-Shahrivar | | 29-Shahrivar | |
| | 3-Mehr | | 5-Mehr | |
| | 10-Mehr | | 12-Mehr | |
| | 17-Mehr | | 19-Mehr | |
| | 24-Mehr | | 26-Mehr | |
| | 1-Aban | | 3-Aban | |
| | 8-Aban | | 10-Aban | |
| | 15-Aban | | 17-Aban | |
| | 22-Aban | | 24-Aban | |
| | 29-Aban | | 1-Azar | |
| | 6-Azar | | 8-Azar | |
| | 13-Azar | | 15-Azar | |
| | 20-Azar | | 22-Azar | |
| | 27-Azar | | 29-Azar | |
| | 4-Dey | | 6-Dey | |

This Lecture

- Basic caches

Next Lecture:

- Low miss-ratio caches

Lecture 4
Slide 2

Memory Systems

Basic caches

- introduction
- fundamental questions
- cache size, block size, associativity

today

Advanced caches

Main memory

Virtual memory

Lecture 4
Slide 3

Motivation

CPU can only go as fast as memory!

- memory reference/inst x bytes-per-reference x IPC/cycle time
- In 1990: $(1+0.2) \times 4 \times 1 / 2\text{ns} = 2.4 \text{ GB/s}$
- In 2000: $(1 \times 4 + 0.2 \times 8) \times 3 / 0.3\text{ns} = 56 \text{ GB/s}$

Want storage memory:


- as fast as CPU
- as large as required by all of the running applications

Lecture 4
Slide 4

Memory Hierarchy

Make common case fast:

- common: temporal & spatial locality
- fast: smaller more expensive memory



Lecture 4
Slide 5

Storage Hierarchies

Storages are layered by hierarchies away from the CPU in the order of

- increasing latency (t_i) $t_i < t_{i+1}$
- increasing size (s_i)
 \Rightarrow decrease unit cost (c_i) $s_i < s_{i+1}, c_i < c_{i+1}$
- decreasing bandwidth (b_i) $b_i > b_{i+1}$
- increasing xfer unit (x_i) $x_i < x_{i+1}$

Level 0 Registers

ISA feature

Level 1 (n levels of) Caches

Memory Abstractions


Level 2 Main Memory (Primary Storage)

Level 3 Disks (Secondary Storage)

Level 4 Tape Backup (Tertiary Storage)

Lecture 4
Slide 6

Processor/Memory Boundaries



Lecture 4
Slide 7

Caches

An automatically managed hierarchy

"A hiding place, esp. of goods, treasure, etc." -- OED


Keep recently accessed block

- temporal locality

Break memory into blocks (several bytes)
and transfer data to/from cache in blocks

- spatial locality

A lot of architectures opt for software
managed scratch-pad memory instead
e.g. Cray-1, embedded processors, Why??



Lecture 4
Slide 8

Cache Performance

Assume

- Cache access time is equal to 1 cycle
- Cache miss ratio is 0.01
- Cache miss penalty is 20 cycles

Mean access time

$$= \text{Cache access time} + \text{miss ratio} * \text{miss penalty}$$

$$= 1 + 0.01 * 20 = 1.2$$

Typically

- level-1 is 16K-64K, level-2 is 512K-4M, memory is 8G-2TB
- level-1 as fast as the processor (*increasingly 3-cycles*)
- level-1 is 1/10000 capacity but contains 98% of references


Memoization & amortization

Lecture 4
Slide 9

Cache (Abstractly)

Keep recently accessed block in “block frame”

- state (e.g., valid)
- address tag
- data



Lecture 4
Slide 10

Cache (Abstractly)

On memory read

if incoming address corresponds to one of the stored address tag then

- HIT
- return data

else

- MISS
- choose & displace a current block in use
- fetch new (referenced) block from memory into frame
- return data

- Where and how to look for a block? (Block placement)
- Which block is replaced on a miss? (Block replacement)
- What happens on a write? Write strategy (Later)

Lecture 4
Slide 11

Terminology

block (cache line) — minimum unit that may be present

hit — block is found in the cache

miss — block is not found in the cache

miss ratio — fraction of references that miss

hit time — time to access the cache


miss penalty

- time to replace block in the cache + deliver to upper level
- access time — time to get first word
- transfer time — time for remaining words

Lecture 4
Slide 12


Block Placement

Where does block 12 (b' 1100) go?



Lecture 4
Slide 13

Direct Mapped Caches




Lecture 4
Slide 14

Cache Block Size

Each cache block frame or (cache line) has only one tag but can hold multiple "chunks" of data


- reduce tag storage overhead
 - In 32-bit addressing, an 1-MB direct-mapped cache has 12 bits of tags
 - 4-byte cache block \Rightarrow 256K blocks \Rightarrow ~384KB of tag
 - 128-byte cache block \Rightarrow 8K blocks \Rightarrow ~12KB of tag
- the entire cache block is transferred to and from memory all at once
 - good for spatial locality because if you access address i , you will probably want $i+1$ as well (prefetching effect)

Block size = 2^b ; Direct Mapped Cache Size = 2^{B+b}




Lecture 4
Slide 15

Fully Associative Cache



Lecture 4
Slide 16

N-Way Set Associative Cache



$$\text{Cache Size} = N \times 2^{B+b}$$

Lecture 4
Slide 17

Associative Block Replacement

Which block in a set to replace on a miss?

Ideally — Belady's algorithm, replace the block that "will" be accessed the furthest in the future

- How do you implement it?

Approximations:

Least recently used — LRU

- optimized (assume) for temporal locality
(expensive for more than 2-way)

Not most recently used — NMRU


- track MRU, random select from others, good compromise

Random

- nearly as good as LRU, simpler (usually pseudo-random)


Lecture 4
Slide 18

Example: $a=2$, $C=1\text{kb}$, $b=4\text{b}$, word-size= 2b
Basic Solution



Lecture 4
Slide 19

The same cache parameters
but tune for "narrower" data SRAMs



Can you play the same trick on the tag SRAMs?


Lecture 4
Slide 20

The same cache parameters but tune for “fatter” data SRAMs

The diagram illustrates a 2-way set-associative cache with 128 lines and 8-byte data words. The cache is divided into two sets, each with 64 lines. The tag array has two columns: tag0, v0 and tag1, v1. The data array has two columns: data 0 and data 1. The logic for hit/miss detection involves comparing the tag with the data word and outputting hit0, hit1, and HIT signals. A note indicates that the data array structure is unchanged from slide 3.

Can you play the same trick on the tag SRAMs?

Lecture 4
Slide 21



Miss Classification (3+1 C's)

- compulsory
 - ▢ “cold miss” on first access to a block
 - defined as: miss in infinite cache
- capacity
 - ▢ misses occur because cache not large enough
 - defined as: miss in fully-associative cache
- conflict
 - ▢ misses occur because of restrictive mapping strategy
 - ▢ only in set-associative or direct-mapped cache
 - defined as: not attributable to compulsory or capacity
- coherence
 - ▢ misses occur because of sharing among multiprocessors

Lecture 4
Slide 23

Fundamental Cache Parameters that affects miss rate

| | |
|---------------------|-------|
| Cache size | (C) |
| Block size | (b) |
| Cache associativity | (a) |

Lecture 4
Slide 24

Cache Size

Cache size in the total data (not including tag) capacity


- ▢ bigger can exploit temporal locality better
- ▢ not ALWAYS better

Too large a cache

- ▢ smaller is faster => bigger is slower
- ▢ access time may degrade critical path

Too small a cache

- ▢ don't exploit temporal locality well
- ▢ useful data constantly replaced



Lecture 4
Slide 25

Block Size

Block size is the data that is both


- ▢ associated with an address tag
- ▢ not necessarily the unit of transfer between hierarchies (*remember sub-blocking*)

Too small blocks

- ▢ don't exploit spatial locality well
- ▢ have inordinate tag overhead

Too large blocks

- ▢ useless data transferred
- ▢ useful data permanently replaced
- too few total # blocks



Lecture 4
Slide 26

Associativity

Partition cache frames into

- ▢ equivalence classes of frames called sets

Typical values for associativity

- ▢ 1, 2-, 4-, 8-way associative


5-way associative 20KByte on SuperSPARC, Why?

Larger associativity

- ▢ lower miss ratio, less variation among programs
- ▢ only important for small "C/b"

Smaller associativity

- ▢ lower cost, faster hit time



Lecture 4
Slide 27

Write Policies

Writes are more interesting

- ▢ on reads, data can be accessed in parallel with tag compare
- ▢ on writes, needs two steps
- ▢ is turn-around time important on for writes?

cache optimization often defer writes for reads

Choices of Write Policies

- ▢ On write hits, update memory?
 - Yes: write-through
+no coherence issue, +immediate observability, -more bandwidth
 - No: write-back
- ▢ On write misses, allocate a cache block frame?
 - Yes: write-allocate
 - No: no-write-allocate

Lecture 4
Slide 28

Write Policies (Cont.)

Write-through


- update memory on each write
- keeps memory up-to-date
- traffic/reference = f_{writes} , e.g. 0.20
independent of cache performance (miss ratio)

Write-back

- update memory only on block replacement
- many cache lines are only read and never written to
- add “dirty” bit to status word
 - originally cleared after replacement
 - set when a block frame is written to
 - only write back a dirty block, and “drop” clean blocks w/o memory update
- traffic/reference = $f_{\text{dirty}} \times \text{miss} \times B$
 - e.g., traffic/reference = $1/2 \times 0.05 \times 4 = 0.1$

Lecture 4
Slide 29

Write Buffers



Buffer CPU writes

- allows reads to proceed
- stall only when full
- data dependence?
 - What happens on dependent loads/stores?

Lecture 4
Slide 30

Write Buffers (Cont.)

| Write Policy | Write Alloc | Hit/Miss | Write Buffer writes to |
|--------------|-------------|----------|------------------------|
| Back | Yes | Both | Cache |
| Back | No | Hit | Cache |
| Back | No | Miss | Memory |
| Through | Yes | Both | Both |
| Through | No | Hit | Both |
| Through | No | Miss | Memory |

Lecture 4
Slide 31


Write Buffers (Cont.)

Design issues:

- Design for bursts
- Coalesce adjacent writes?
- Sixteen entries is typical

Lecture 4
Slide 32

Writeback Buffers



Between write-back cache and next level

1. Move replaced, dirty blocks to buffer
2. Read new line
3. Move replaced data to memory

Usually need 8 write-back buffer entries

Lecture 4
Slide 33

Mark Hill's DM vs. SA: "Bigger & Dumber is Better"

$$t_{avg} = t_{hit} + \text{miss ratio} \times t_{miss}$$

- ▢ comparable DM and SA caches with same t_{miss}
- ▢ but, associativity that minimizes t_{avg} is often smaller than associativity that minimizes miss ratio

remember:

$$\text{diff}(t_{cache}) = t_{cache}(SA) - t_{cache}(DM) \geq 0$$

$$\text{diff}(\text{miss}) = \text{miss}(SA) - \text{miss}(DM) \leq 0$$

e.g.,

assuming $\text{diff}(t_{cache}) = 0 \Rightarrow$ SA better

assuming $\text{diff}(\text{miss}) = -1\%$, $t_{miss} = 20$

\Rightarrow if $\text{diff}(t_{cache}) > 0.2$ cycle then SA loses

Lecture 4
Slide 34

"Harvard" vs. "Princeton"

Unified (*sometimes known as Princeton*)

- ▢ less costly, dynamic response, handles writes to instructions

Split I and D (*sometimes known as Harvard*)


- ▢ most of the time code and data don't mix
- ▢ 2x bandwidth, place close to I/D ports
- ▢ can customize size (I-footprint generally smaller than d-footprint), no interference between I/D
- ▢ self-modifying code can cause "coherence" problems

Caches should be split for frequent simultaneous I & D access

- ▢ no longer a question in "high-performance" on-chip L-1 caches

Lecture 4
Slide 35


L1 Instruction Cache Issues



example: 4 instructions per cache line


Lecture 4
Slide 36

Spatial Locality and Fetch Bandwidth




Lecture 4
Slide 37

Fetch Group Misalignment



Lecture 4
Slide 38

Auto Alignment



- A block frame physically spans multiple SRAM lines (**What is a block frame?)
- Do you always get the maximum number of instructions?

Lecture 4
Slide 39