





## Memory Systems Basic caches introduction fundamental questions cache size, block size, associativity Advanced caches Main memory Virtual memory Virtual memory

# Motivation CPU can only go as fast as memory! memory reference/inst x bytes-per-reference x IPC/cycle time In 1990: (1+0.2) x 4 x 1 / 2ns = 2.4 GB/s In 2000: (1x4+0.2x8) x 3 / 0.3ns = 56 GB/s Want storage memory: as fast as CPU as large as required by all of the running applications









## Cache Performance

### Assume

- Cache access time is equal to 1 cycle
- Cache miss ratio is 0.01
- Cache miss penalty is 20 cycles

### Mean access time


- = Cache access time + miss ratio \* miss penalty
- = 1 + 0.01 \* 20 = 1.2

### Typically

- □ level-1 is 16K-64K, level-2 is 512K-4M,memory is 8G-2TB
- level-1 as fast as the processor (increasingly 3-cycles)
- □ level-1 is 1/10000 capacity but contains 98% of references

Memoization & amortization

ecture



## Cache (Abstractly)

### On memory read

if incoming address corresponds to one of the stored address tag then

- 。 HIT
- return data

### else

- MISS
- o choose & displace a current block in use
- of etch new (referenced) block from memory into frame
- 。 return data
- Where and how to look for a block? (Block placement)
- Which block is replaced on a miss? (Block replacement)
- What happens on a write? Write strategy (Later)

Lecture 4 Slide 11

## Terminology

block (cache line) — minimum unit that may be present

hit — block is found in the cache


miss — block is not found in the cache


miss ratio — fraction of references that miss


hit time — time to access the cache


### miss penalty


- □ time to replace block in the cache + deliver to upper level
- access time time to get first word
- transfer time time for remaining words

















## Associative Block Replacement Which block in a set to replace on a miss? Ideally — Belady's algorithm, replace the block that "will" be accessed the furthest in the future How do you implement it? Approximations: Least recently used — LRU optimized (assume) for temporal locality (expensive for more than 2-way) Not most recently used — NMRU track MRU, random select from others, good compromise Random nearly as good as LRU, simpler (usually pseudo-random)







## Miss Classification (3+1 C's)

### compulsory

- guida "cold miss" on first access to a block
  - defined as: miss in infinite cache

### capacity

- nisses occur because cache not large enough
  - defined as: miss in fully-associative cache

### conflict

- misses occur because of restrictive mapping strategy
- only in set-associative or direct-mapped cache
  - defined as: not attributable to compulsory or capacity

### coherence

nisses occur because of sharing among multiprocessors

Lecture 4 Slide 23

## Fundamental Cache Parameters that affects miss rate

Cache size

Block size


(C)


(b)

(a)

Cache associativity

## Cache Size Cache size in the total data (not including tag) capacity bigger can exploit temporal locality better not ALWAYS better Too large a cache smaller is faster => bigger is slower access time may degrade critical path Too small a cache don't exploit temporal locality well useful data constantly replaced hit ratio





# Writes are more interesting on reads, data can be accessed in parallel with tag compare on writes, needs two steps is turn-around time important on for writes? cache optimization often defer writes for reads Choices of Write Policies On write hits, update memory? Yes: write-through +no coherence issue, +immediate observability, -more bandwidth No: write-back On write misses, allocate a cache block frame? Yes: write-allocate No: no-write-allocate

## Write Policies (Cont.)

### Write-through

- update memory on each write
- keeps memory up-to-date
- traffic/reference = f<sub>writes</sub>, e.g. 0.20 independent of cache performance (miss ratio)

### Write-back

- update memory only on block replacement
- many cache lines are only read and never written to
- add "dirty" bit to status word
  - originally cleared after replacement
  - set when a block frame is written to
  - only write back a dirty block, and "drop" clean blocks w/o memory update
- □ traffic/reference = f<sub>dirty</sub> x miss x B
  - e.g., traffic/reference =  $1/2 \times 0.05 \times 4 = 0.1$

Lecture 4 Slide 29

## Write Buffers Buffer CPU writes allows reads to proceed stall only when full data dependence? What happens on dependent loads/stores?

## Write Buffers (Cont.)

Write Policy	Write Alloc	Hit/Miss	Write Buffer writes to
Back	Yes	Both	Cache
Back	No	Hit	Cache
Back	No	Miss	Memory
Through	Yes	Both	Both
Through	No	Hit	Both
Through	No	Miss	Memory


Lecture 4 Slide 31

## Write Buffers (Cont.)

### Design issues:

- Design for bursts
- Coalesce adjacent writes?
- Sixteen entries is typical

## Writeback Buffers



Between write-back cache and next level

- 1. Move replaced, dirty blocks to buffer
- 2. Read new line
- 3. Move replaced data to memory

Usually need 8 write-back buffer entries

Lecture 4 Slide 33

## "Harvard" vs. "Princeton"

Unified (sometimes known as Princeton)

□ less costly, dynamic response, handles writes to instructions

Split I and D (sometimes known as Harvard)

- most of the time code and data don't mix
- 2x bandwidth, place close to I/D ports
- can customize size (I-footprint generally smaller than d-footprint), no interference between I/D
- self-modifying code can cause "coherence" problems

Caches should be split for frequent simultaneous I & D access

no longer a question in "high-performance" on-chip L-1 caches

Lecture 4 Slide 35

## Mark Hill's DM vs. SA: "Bigger & Dumber is Better"

 $t_{avq} = t_{hit} + miss ratio x t_{miss}$ 

- comparable DM and SA caches with same t<sub>miss</sub>
- but, associativity that minimizes t<sub>avg</sub> is often smaller than associativity that minimizes miss ratio

remember:

$$diff(t_{cache}) = t_{cache}(SA) - t_{cache}(DM) \ge 0$$

$$diff(miss) = miss(SA) - miss(DM) \le 0$$

e.g.,

assuming  $diff(t_{cache})=0 \Rightarrow SA$  better

assuming diff(miss) = -1%, 
$$t_{miss}$$
 = 20

 $\Rightarrow$  if  $diff(t_{cache}) > 0.2$  cycle then SA loses

