Advanced Computer Architecture

Memory Consistency/ Ordering Fall 2016



Pejman Lotfi-Kamran

Adapted from slides originally developed by Profs. Hill, Hoe, Falsafi and Wenisch of CMU, EPFL, Michigan, Wisconsin

Fall 2016 Lec.16 - Slide 1

Where Are We? ◆ This Lecture 3-Mehr 5-Mehr Consistency (1) 10-Mehr 12-Mehr 17-Mehr 24-Mehr 26-Mehr 1-Aban 10-Aban 8-Aban 15-Aban 17-Aban Next Lecture: 22-Aban 24-Aban Consistency (2) 29-Aban 1-Azar 6-Azar 13-Azar 15-Azar 20-Azar 22-Azar 29-Azar Fall 2016 Lec.16 - Slide 2

Review: Memory Instructions in the Processor


Memory instructions (loads/stores)

In simple pipelines

- Fetched and decoded in pipeline (IF/ID)
- Go through address calculation (EX)
- Access L1 with address (MEM)


In modern OoO pipelines


- Also renamed after decode
- Wait in the MEM stage in an LD/ST gueue
- Calculate address when operands ready
- Access L1 while preserving order



Picture not complete: Store (or Write) Buffer After instructions leave the CPU **CPU** Stores go first to Store Buffer A few entries to buffer stores before L1 Load (read) As wide as a Word Store (write) Store misses can wait in store buffer Stores can go to L1 later to open up ports for loads Store Buffer When ports available, stores access L1 Loads must check store buffer L1 may be stale Must get result out of the store buffer Fall 2016

Fall 2016





Strict memory ordering: Sequential Consistency

MP should behave like "multitasked" uni

Review: Memory Consistency Models

- ◆ The ordering across addresses in a multiprocessor is called the memory consistency model
- ◆ A contract between software (at ISA level) and hardware
- ◆ Consistency != Coherence
 - Consistency has to do with ordering between accesses
 - It says nothing about caches (memory ordering is a problem with or without caches)
 - Coherence is about multiple copies of the same address

◆ Memory should appear
 ●in program order & atomic
 ●e.g., critical section
 ① lock
 ② modify data

③ unlock

◆ SC [LAMPORT]



Lec.16 - Slide 7

Fall 2016


Intuitive, but naïve implementations limit parallelism


Sufficient Conditions for SC


- ◆ Every proc. issues memory ops in program order
- ◆ Memory ops happen (start and end) atomically
 - must wait for store to complete before issuing next memory op
 - after load, issuing proc waits for load to complete, before issuing next op
- ◆ Easily implemented with a shared bus


Fall 2016 Lec.16 - Slide 9

ST X ; misses in L1 & L2 ST B ; hits in L1 LD A ; hits in L1 ALU ST A LD Y ; misses in L1 & L2 ST Z ; misses in L1 & L2











In SC + Store Buffer ST X ; removed from pipeline (wait in SB) ST B ; removed from pipeline (wait in SB) LD A : does not access cache ALU ; waiting for LD A ST A ; waiting for ALU LD Y ; does not access cache ST Z ; instruction not fetched Fall 2016 Lec.16 - Slide 14











Store buffer

Look up cache blocks but do not fetch value
+ Overlaps LD Y with ST X pending latencies
Pipeline remains completely clogged

Fall 2016

Lec.16 - Slide 17

Can we relax the memory order?

- Memory accesses are mostly independent
 - Order is only necessary when entering/exiting a critical section
- ◆ Long-latency misses block the pipeline
- ◆ But, pipelines often blocked because of stores
- ◆ Stores are not needed to advance computation
 - They can be set aside (in a larger store buffer)
 - Let (unrelated) loads bypass stores

Fall 2016 Lec.16 - Slide 19

In SC + Store Buffer + Fetch blocks

ST X ; removed from pipeline (wait in SB)
ST B ; removed from pipeline (wait in SB)
LD A ; looks up cache but waits (no load)

ALU ; waiting for LD A

ST A ; looks up cache but waits (no store)
LD Y ; looks up cache, fetches Y into L1

ST Z ; instruction not fetched


Fall 2016 Lec.16 - Slide 18


Processor Consistency

- ◆ PC
 - •Was built in systems in 1970's before it was defined
- ◆ Relax the loads with respect to stores
 - ●Let load go if there are only pending stores ahead
- ◆ Enforce order upon an atomic instruction
 - E.g., XCHG instruction in x86 or ldstub or swap instructions in SPARC

Lec.16 - Slide 20

- Wait for store buffer to drain before proceeding
- ◆ Examples: IBM 370, Sun TSO, & Intel x86
- ◆ Relatively simple model to understand (for programmers)





Performance Comparison Assume miss takes 100 cycles, others take 1 cycle Naiive SC Optimized SC PC 100 ST X 100 ; misses 100 ST B ; hits in L1 LD A ; hits in L1 ALU ST A LD Y ; misses 1 (with X) 1 (with X) 100 1 (with X) ST Z ; misses 100 100 304 205 106 Total: Fall 2016 Lec.16 - Slide 23

But now, programming is a bit trickier

/* initial A = B = 0 */

r1 = B; r2 = A;

- ◆ What values in r1 and r2 are allowed
 - •under SC (Naiive or Optimized)?
 - ●under PC?

all 2016 Lec.16 - Slide 24

How about this?

/* initial A = (volatile) flag = 0 */

P1 P2

A = 1; while (flag == 0);

flag = 1; r = A;

- ◆ What values in r are possible
 - ●under SC?
 - ●under PC?

Fall 2016

Lec.16 - Slide 25

But, PC still hits a wall

- ◆ Stores in the Store buffer
 - In program order (i.e., total store order)
 - Can not coalesce
- ◆ Two reasons why pipeline may block
 - 1. Store buffers are small (previous example)
 - \blacktriangle Too many stores \Rightarrow pipeline blocks
 - 2. Too many atomic operations (a new example)
 - lacktriangle Must wait for Store buffer to drain ightarrow pipeline blocks

Fall 2016 Lec.16 - Slide 27

How about this one?

/* initially all 0 */

<u>P1</u> <u>P2</u>

A = 1; while (flag == 0);

B = 1; r1 = A; flag = 1; r2 = B;

- ◆ What values of r1 and r2 are possible?
 - ●under SC?
 - ●under PC?

Fall 2016

Lec.16 - Slide 26

Modified Example: Access to B is a lock!


ST X ; miss in L1 & L2


XCHG B ; hit LD A ; hit ALU :

ST A ; hit LD Y ; miss

ST Z ; miss

all 2016 Lec.16 - Slide 28





Can we do better?

- ◆ PC is relatively simple
- ◆ But may block often
 - ●Store buffer full
 - ●Too many lock operations (e.g., XCHG)
- ◆ Why not tell the programmer mark the beginning and end of critical sections?
 - Can relax all order within the critical section
 - Reduce pressure on Store buffer

Fall 2016

Weak Ordering or Weak Consistency

/* initially all 0 */

<u>P1</u> <u>P2</u>

A = 1; while (FENCE flag == 0);

B = 1; r1 = A; FENCE flag = 1; r2 = B;

A special "FENCE" instruction in the code


No order (but uniprocessor order) is preserved between two FENCE instructions


All order is preserved across a FENCE instruction


Fall 2016

Lec.16 - Slide 31

Lec.16 - Slide 32










How about this? /* initially all 0 */ <u>P2</u> while (flag == 0); /* spin */ A = 1; B = 1: r1 = A; flag = 1;r2 = B; ◆ What values of r1 and r2 are possible? ●under PC? ●under WC? Fall 2016 Lec.16 - Slide 34

```
Reminder: In PC
                 ; removed from pipeline (wait in SB)
     ST X
     ST B
                 ; removed from pipeline (wait in SB)
     LD A
                 ; retired
     ALU
                 ; retired
     ST A
                 ; lookup + fetch, but store buffer full
     LD Y
                 ; miss
     ST Z
                 ; looks up cache, fetches Z into L1
Fall 2016
                                                    Lec.16 - Slide 36
```








Release Consistency: Specialized FENCE instructions

- ◆ How about having different FENCES at entrance/exit?
 - Lets call an entry FENCE, acquire
 - Lets call an exit FENCE, release
- ◆ All loads/stores after a release are allowed to cross
- ◆ All loads/stores before an acquire are allowed to cross
- ◆ Allows for more overlap
- ◆ But, programming is super complicated

Lec.16 - Slide 40



Summary

Memory ordering in MP makes a big difference in performance

Programmers want SC

Almost all products support only relaxed models

- Example exception: IBM z990 mainframe
- Most products support PC as default
- Most SW is written assuming PC (e.g., x86, SPARC)
- The exact spec is often missing (x86 defined recently!!!)

Fall 2016 Lec.16 - Slide 42