

Small-chip Processors: Not Enough

- ✗ Few lean cores
 - Low parallelism



✗ Modestly-sized cache

- Fast to access, but...
- takes up large fraction of die area

e.g., Calxeda

Fall 2016


Lec 24 - Slide 5

Emerging Tiled Processors: Not Optimal

- ✓ Many lean cores
 - High parallelism

X Large distributed cache

- Dwarfed by vast datasets
- Slow to access
- Takes up much die area



e.g., Tilera Tile64

- **X** Tiled organization
 - Distance hurts performance

Large LLC & distance prevent scalability Lec.24- Side 6

Outline

- Why not today's processors?
- What do scale-out workloads need?
- Scale-Out Processors
 - Overview
 - Design considerations

Fall 2016


Fall 2016


Lec.24 - Slide 7


Roadmap for Scale-Out Processor


- 1. Eliminate wasteful capacity in the LLC
 - Shrink the cache, add cores in freed space
- 2. Reduce delay to LLC
 - Partition the die into independent multi-core pods
- 3. Enable technology scalability
 - Do not interconnect the pods


Lec.24 - Slide 8


















Methodology Flexus simulation infrastructure [Wenisch '06] CMP analytic model [Hardavellas '09] TCO model [Hardy '11] Chip budget **Core Parameters** - Die area: 280 mm² - Out-of-order, 3-way, 2 GHz - L1 (I & D): 32KB, 2-way - Power: 95W - BW: 6 x 3.2 GT/s DDR4 Chip components Datacenter - Technology node: 20 nm - Power: 20 MW - Core: 1.1 mm² Rack: 42 U, 17 kW - 1MB cache: 1.2 mm² - Server: 64 GB, N sockets - Mem channel: 12 mm² Lec.24 - Slide 15











Outline • Why not today's processors? • What do scale-out workloads need? • Scale-Out Processors - Overview - Design considerations











How do threads access data?


Where is the code and data?

- Code: in LLC
- Data: in memory
- ➤ Nothing useful in remote L1s!

Data access pattern: bilateral

- L1 → LLC
- L1 **→ L**1

Fall 2016




Lec 24 - Slide 25

What is the actual traffic pattern?

Distributed LLC: all-to-all traffic

- Mismatch with underlying bilateral access pattern
- Requires expensive connectivity for low latency



Turn all-to-all traffic into bilateral to reduce cost!

Roadmap for an "Ideal" Pod

Starting point: fast tiled pod


- 1. LLC in the center
 - Decouple cores and LLC banks
- 2. Remove links from flattened butterfly
 - Leverage the bilateral traffic pattern to lower cost
- 3. Share and specialize core-to-LLC interconnect

Lec.24 - Slide 27

Fall 2016


Step 1: LLC in the Center

- ✓ Decouple core and LLC tiles
 - Natural fit for the bilateral traffic pattern





Step 2: Remove unneeded links

- ✓ Core-to-core connectivity not needed
 - Less cost, same performance
- ✓ Rich intra-LLC connectivity helps performance
 - Expense limited to a fraction of the die



Step 3: Share links and specialize ✓ Cores share links to LLC – Dedicated core-to-LLC links have poor cost/perf ✓ Specialize request/reply (to/from LLC) networks – Maximize cost/perf






NOC-Out: near-ideal pod design

LLC network: flattened butterfly topology

- Expense limited to a fraction of the die

Request & Reply networks: tree topology

- Limited connectivity for efficiency
- SW stack unaffected



Fall 2016

Lec.24 - Slide 33

Summary

Scaling Trends

- More lean cores
- Beware of larger caches -> slow you down

Scale-out workloads

- Lots of request-level parallelism
- Large instruction footprints
- Little core-to-core communication

Chip organization & design

– Can improve Performance/TCO

Fall 2016

Lec.24 - Slide 35

