Advanced Computer Architecture

Synchronization

Fall 2016



Pejman Lotfi-Kamran


Adapted from slides originally developed by Profs. Hill, Hoe, Falsafi and Wenisch of CMU, EPFL, Michigan, Wisconsin

Fall 2016 Lec.19 - Slide 1

Synchronization

Fall 2016 Lec.19 - Slide 3

Where Are We?



- ◆ This Lecture
 - Synchronization
- Next Lecture:
 - Synchronization

Lec.19 - Slide 2

Synchronization objectives

- Low overhead
 - Synchronization can limit scalability (E.g., single-lock OS kernels)
- ◆ Correctness (and ease of programmability)
 - Synchronization failures are extremely difficult to debug
- ◆ Coordination of HW and SW
 - SW semantics must be tightly specified to prove correctness
 - HW can often improve efficiency

ill 2016

Synchronization Forms

- Mutual exclusion (critical sections)
 - Lock & Unlock
- Event Notification
 - Point-to-point (producer-consumer, flags)
 - I/O, interrupts, exceptions
- ◆ Barrier Synchronization
- Higher-level constructs
 - Queues, software pipelines, (virtual) time, counters
- ◆ Next lecture: optimistic concurrency control
 - Transactional Memory

Fall 2016 Lec. 19 - Slide 5

HW/SW Implementation Trade-offs

- User wants high-level (ease of programming)
 - LOCK(lock variable); UNLOCK(lock variable)
 - BARRIER(barrier_variable, numprocs)
- ◆ SW advantages: flexibility, portability
- ♦ HW advantages: speed
- Design objectives:
 - Low latency
 - Low traffic
 - Low storage
 - Scalability ("wait-free"-ness)
 - Fairness

Fall 2016 Lec.19 - Slide 7

Anatomy of a Synchronization Op

- Acquire Method
 - Way to obtain the lock or proceed past the barrier
- ◆ Waiting Algorithm
 - Spin (aka busy wait)
 - ▲ Waiting process repeatedly tests a location until it changes
 - ▲ Releasing process sets the location
 - ▲ Lower overhead, but wastes CPU resources
 - ▲ Can cause interconnect traffic
 - Block (aka suspend)
 - ▲ Waiting process is descheduled
 - ▲ High overhead, but frees CPU to do other things
 - Hybrids (e.g., spin, then block)
- ◆ Release Method
 - Way to allow other processes to proceed

Fall 2016


Lec.19 - Slide 6

Challenges


- Same sync may have different behavior at different times
 - Lock accessed with low or high contention
 - Different performance needs: low latency vs. high throughput
 - Different algorithms best for each, need different primitives
- Multiprogramming can change sync behavior
 - Process scheduling or other resource interactions
 - May need algorithms that are worse in dedicated case
- Rich area of SW/HW interactions
 - Which primitives are available?
 - What communication patterns cost more/less?

all 2016

Locks Lec.19 - Siide 9



HW/SW Implementation Tradeoffs User wants: • high level (ease of programming) ▲ LOCK(lock_variable), UNLOCK(lock_variable) ▲ BARRIER(barrier_variable, Num_Procs) low cost: ▲ Performance: latency, traffic ▲ Implementation: storage overhead scalability fairness Hardware • for speed (it's fast) Software for flexiblilty Fall 2016 Lec.19 - Slide 11



Solution: Atomic Read-Modify-Write

- ◆ Test&Set(r,x)
 {r=m[x]; m[x]=1;}
- r is register
- m[x] is memory location x
- ◆ Fetch&Op(r1,r2,x,op)

 $\{r1=m[x]; m[x]=op(r1,r2);\}$

Swap(r,x)

{temp=m[x]; m[x]=r; r=temp;}


◆ Compare&Swap(r1,r2,x)

{temp=r2; r2=m[x]; if r1==r2 then m[x]=temp;}

Fall 2016 Lec.19 - Slide 13

What does Test&Set do to the system?

- ◆ rmw = generic name for all read-modify-write instructions
- ◆ rmw requires write permission
- ◆ If no contention
 - To lock, if hit rmw
 - If miss, get A with write permission, then rmw
 - To unlock, if hit, store
 - If miss, get A with write permission, then store



- ◆ With contention (multiple processors spin)
 - Every test is a store miss!!!!
 - Every unlock is a store miss

BusRdX A or BusInv A

Fall 2016

Test&Set in SPARC

```
test_and_set()
L1: Idstub [%I1], %I0 ; lock = 255 (set)
bne L1

unset()
st %g0, [%I1] ; lock = 0
```

Better Lock Implementations

◆ Two choices:

Fall 2016

- Don't execute test&set so much
- Spin without generating bus traffic
- Test&Set with Backoff
 - Insert delay between test&set operations (not too long)
 - Exponential seems good (k*ci)
 - Not fair
- ◆ Test&Test&Set
 - Spin (test) on local cached copy until it gets invalidated, then issue test&set
 - Intuition: No point in trying to set the location until we know that it's not set, which we can detect when it get invalidated...
 - Still contention after invalidate
 - Still not fair

Fall 2016

Lec.19 - Slide 16

Test&Set with Backoff

test and set withbackoff()

L1: Idstub [%I1], %I0 ; lock = 255 (set) beq continue ; if (!z) not set, loop

call _sleep ; loops an exponential # of cycles

br L1

continue:

; lock acquired

unset()

st %g0, [%l1]; lock = 0

Fall 2016 Lec.19 - Slide 17

Test&Test&Set in SPARC

test_and_test_and_set()

L1: Id [%I1], %IO ; check first

bne L1 ; if (z) not set, loop ldstub [%l1], %l0 ; lock = 255 (set)

bne L1


unset()

st %g0, [%l1]; lock = 0

Fall 2016 Lec.19 - Slide 19

What does Test&Set with Backoff do?

- ◆ If no contention
 - Acts like Test & Set
- ◆ With contention (multiple processors spin)
 - Every test is a store miss!!!!
 - Every unlock is a store miss
 - But the tests are exponentially distributed




CPU

Fall 2016

Lec.19 - Slide 18

What does Test&Test&Set do?

- ◆ If no contention
 - To lock, read, if hit and available then rmw
 - If miss or not available, spin reading
 - To unlock, if hit, store
 - If miss, get A with write permission, then store



- ◆ With contention (multiple processors spin)
 - Most tests are read hits
 - Writes only when acquiring the lock
 - And releasing the lock
 - Wait using reads

BusRd A
BusRdX A or BusInv A

Fall 2016

Load-Locked Store-Conditional (Alpha, ARM)

- ◆ Load-locked
 - Issues a normal load...
 - ...and sets a flag and address field
- Store-conditional
 - Checks that flag is set and address matches...
 - ...only then performs store
- ◆ Flag is cleared by
 - Invalidation
 - Cache eviction
 - Context switch

Fall 2016 Lec.19 - Slide 21

Performance of Test&Set

LOCK

```
while (test\&set(x) == 1);
```

UNLOCK

x = 0:

- ◆ High contention (many processes want lock)
- ◆ Remember the CACHE!
- ◆ Each Test&Set is a read miss and a write miss
 - Not fair
- ◆ Problem is?
 - Waiting Algorithm!

alting Algorithm:

Lec.19 - Slide 23

Test&Set in Alpha (with Local Spinning)

```
test_and_set()
                                     ; load locked, t0 = lock
      L1: ldl I
                   t0, 0(t1)
                   t0, L1
           bn
                                     ; if not free, loop
          lda
                   t0, 1(0)
                                     : t0 = 1
                   t0, 0(t1)
                                     ;conditional store,
           stl_c
                                     ; lock = 1
                                     ; if failed, loop
                   t0, L1
           bea
      unset()
                   0, 0(t1)
Fall 2016
                                                                         Lec.19 - Slide 22
```

Ticket Locks

- ◆ To ensure fairness and reduce coherence storms
- ◆ Locks have two counters: next ticket, now_serving
 - Waiting in line in banks

```
acquire(lock_ptr):
    my_ticket = fetch_and_increment(lock_ptr->next_ticket)
    while(lock_ptr->now_serving != my_ticket); // spin

release(lock_ptr):
    lock_ptr->now_serving = lock_ptr->now_serving + 1
        (Just a normal store, not an atomic operation, why?)
```

- Summary of operation
 - To "get in line" to acquire the lock, CAS on next_ticket
 - Spin on now_serving

Ticket Locks

- Properties
 - Less of a "thundering herd" coherence storm problem
 - ▲To acquire, only need to read new value of now serving
 - No CAS on critical path of lock handoff
 - ▲ Just a non-atomic store
 - FIFO order (fair)
 - ▲ Good, but only if the O.S. hasn't swapped out any threads!
- Padding
 - Allocate now_serving and next_ticket on different cache blocks
 \(\text{struct { int now_serving; char pad[60]; int next_ticket; } \) ...
 - Two locations reduces interference
- Proportional backoff
 - Estimate of wait: (my ticket now serving) * average hold time

Fall 2016 Lec.19 - Slide 25

Array-Based Queue Locks

- ◆ Variants: Anderson 1990, Graunke and Thakkar 1990
- Desirable properties
 - Threads spin on dedicated location
 - ▲ Just two coherence misses per handoff
 - ▲Traffic independent of number of waiters
 - FIFO & fair (same as ticket lock)
- Undesirable properties
 - Higher uncontended overhead than a TTS lock
 - Storage O(N) for each lock
 - ▲128 threads at 64B padding: 8KBs per lock!
 - ▲What if N isn't known at start?
- ◆ List-based locks address the O(N) storage problem
 - Several variants of list-based locks: MCS 1991, CLH 1993/1994

Fall 2016 Lec.19 - Slide 2

Array-Based Queue Locks


- ♦ Why not give each waiter its own location to spin on?
 - Avoid coherence storms altogether!
- ◆ Idea: "slot" array of size N: "go ahead" or "must wait"
 - ▲Initialize first slot to "go ahead", all others to "must wait"
 - ▲ Padded one slot per cache block,
 - Keep a "next slot" counter (similar to "next_ticket" counter)
- Acquire: "get in line"
 - my slot = (atomic increment of "next slot" counter) mod N
 - Spin while slots[my_slot] contains "must_wait"
 - Reset slots[my_slot] to "must wait"
- ◆ Release: "unblock next in line"
 - Set slots[my_slot+1 mod N] to "go ahead"


all 2016 Lec.19 - Slide 26


List-Based Queue Lock (MCS)


- ◆ A "lock" is a pointer to a linked list node
 - next node pointer
 - boolean must wait
 - Each thread has its own local pointer to a node "I"


i





















Fundamental Mechanisms to Reduce Overheads [Kägi, Burger, Goodman ASPLOS 97]

- ◆ Basic mechanisms
 - Local Spinning
 - Queue-based locking
 - Collocation
 - Synchronous Prefetch

	Local Spin	Queue	Collocation	Prefetch
T&S	No	No	Optional	No
T&T&S	Yes	No	Optional	No
MCS	Yes	Yes	Partial	No
QOLB	yes	Yes	Optional	Yes
Fall 2016				Lec.19 - Slide 37



Performance of Locks

- Contention vs. No Contention
 - Test-and-Set best when no contention
 - Queue-based is best with medium contention
 - Idea: switch implementation based on lock behavior
 - ▲Reactive Synchronization Lim & Agarwal 1994
 - ▲SmartLocks Eastep et al 2009
- ◆ High-contention indicates poorly written program
 - Need better algorithm or data structures

Point-to-Point Event Synchronization

◆ Can use normal variables as flags

If we know initial conditions

$$a = f(x);$$
 while $(a == 0);$ $b = g(a);$

- ◆ Assumes Sequential Consistency!
- ◆ Full/Empty Bits
 - Set on write
 - Cleared on read
 - Can't write if set, can't read if clear


Fall 2016 Lec.19 - Slide 39

016

Barriers

Lec.19 - Slide 41

Fall 2016



Barriers

- Physics simulation computation
 - Divide up each timestep computation into N independent pieces
 - Each timestep: compute independently, synchronize
- ◆ Example: each thread executes:

```
segment_size = total_particles / number_of_threads
my_start_particle = thread_id * segment_size
my_end_particle = my_start_particle + segment_size - 1
for (timestep = 0; timestep += delta; timestep < stop_time):
    calculate_forces(t, my_start_particle, my_end_particle)
    barrier()
    update_locations(t, my_start_particle, my_end_particle)
    barrier()</pre>
```

◆ Barrier? All threads wait until all threads have reached it


Fall 2016 Lec.19 - Slide 42

Global Synchronization Barrier

- At a barrier
 - All threads wait until all other threads have reached it
- ◆ Strawman implementation (wrong!)

```
global (shared) count : integer := P
procedure central_barrier
  if fetch_and_decrement(&count) == 1
    count := P
  else
    repeat until count == P
```

◆ What is wrong with the above code?



Lec.19


Sense-Reversing Barrier

◆ Correct barrier implementation:

```
global (shared) count : integer := P
global (shared) sense : Boolean := true
local (private) local_sense : Boolean := true
procedure central_barrier
// each processor toggles its own sense
local_sense := !local_sense
if fetch_and_decrement(&count) == 1
    count := P
// last processor toggles global sense
    sense := local_sense
else
    repeat until sense == local_sense
```

◆ Single counter makes this a "centralized" barrier

Lec.19 - Slide



Other Barrier Implementations

- Problem with centralized barrier
 - All processors must increment each counter
 - Each read/modify/write is a serialized coherence action
 Each one is a cache miss
 - O(n) if threads arrive simultaneously, slow for lots of processors
- ◆ Combining Tree Barrier
 - Build a log_k(n) height tree of counters (one per cache block)
 - Each thread coordinates with **k** other threads (by thread id)
 - Last of the k processors, coordinates with next higher node in tree
 - As many coordination address are used, misses are not serialized
 - O(log n) in best case
- Static and more dynamic variants
 - Tree-based arrival, tree-based or centralized release

Fall 2016 Lec.19 - Slide 46