

SRAM vs. DRAM

SRAM = Static RAM

□ As long as power is present, data is retained

DRAM = Dynamic RAM


□ If you don't do anything, you lose the data


SRAM: 6T per bit


□ built with normal high-speed CMOS technology


DRAM: 1T per bit (+1 capacitor)

built with special DRAM process optimized for density











DRAM Chip Organization (2/2) Low-Level organization is very similar to SRAM Cells are only single-ended Reads destructive: contents are erased by reading Row buffer holds read data Data in row buffer is called a DRAM row Often called "page" - not necessarily same as OS page Read gets entire row into the buffer Block reads always performed out of the row buffer Reading a whole row, but accessing one block Similar to reading a cache line, but accessing one word





DRAM Refresh (2/2)

□ Stop the world, refresh all memory


Distributed refresh


Burst Refresh


- Space out refresh one row at a time
- Avoids blocking memory for a long time


Self-refresh (low-power mode)


- □ Tell DRAM to refresh itself
- □ Turn off memory controller
- □ Takes some time to exit self-refresh























Memory-Level Parallelism (MLP)

What if memory latency is 10000 cycles?

- Runtime dominated by waiting for memory
- What matters is overlapping memory accesses

Memory-Level Parallelism (MLP):

" "Average number of outstanding memory accesses when at least one memory access is outstanding."

MLP is a metric

- Not a fundamental property of workload
- Dependent on the microarchitecture

Lecture 9

Memory Controller (1/2) Read Queue Response Queue Data - To/From CPU Memory Controller Channel 0 Channel I

AMAT with MLP

lf

cache hit is 10 cycles (core to L1 and back) memory access is 100 cycles (core to mem and back)

Then .

at 50% miss ratio, avg. access: 0.5×10+0.5×100 = 55

Unless MLP is >1.0, then... at 50% mr,1.5 MLP,avg. access:(0.5×10+0.5×100)/1.5 = 37 at 50% mr,4.0 MLP,avg. access:(0.5×10+0.5×100)/4.0 = 14

Lecture 9

Memory Controller (2/2)

Memory controller connects CPU and DRAM

Receives requests after cache misses in LLC

Possibly originating from multiple cores

Complicated piece of hardware, handles:

- DRAM Refresh
- Row-Buffer Management Policies
- Address Mapping Schemes
- Request Scheduling

Row-Buffer Management Policies

Open-page

- □ After access, keep page in DRAM row buffer
- Next access to same page → lower latency
- □ If access to different page, must close old one first
 - Good if lots of locality

Close-page

- After access, immediately close page in DRAM row buffer
- Next access to different page → lower latency
- □ If access to different page, old one already closed
 - o Good is no locality (random access)

Lecture 9

Request Scheduling (2/3)

First-Come-First-Served

Oldest request first

First-Ready—First-Come-First-Served

- Prioritize column changes over row changes
- Skip over older conflicting requests
- ☐ Find row hits (on queued regs., even if close-page policy)
- Find oldest
 - 。 If no conflicts with in-progress request → good
 - o Otherwise (if conflicts), try next oldest

Lecture 9

Request Scheduling (1/3)

Write buffering

Writes can wait until reads are done

Queue DRAM commands

- Usually into per-bank queues
- Allows easily reordering ops. meant for same bank

Common policies:

- □ First-Come-First-Served (FCFS)
- □ First-Ready—First-Come-First-Served (FR-FCFS)

Lecture 9

Overcoming Memory Latency

Caching

- Reduce average latency by avoiding DRAM altogether
- Limitations
 - Capacity (programs keep increasing in size)
 - Compulsory misses

Prefetching

- Guess what will be accessed next
 - Put in into the cache