Lecture 8 Virtual Memory

Fall 2016

Pejman Lotfi-Kamran



Adapted from slides originally developed by Profs. Falsafi, Hill, Hoe, Lipasti, Shen, Smith, Sohi, and Vijaykumar of Carnegie Mellon University, EPFL, Purdue University, and University of Wisconsin.

Lecture 8

2 Parts to Modern VM

In a multi-tasking system, VM provides each process with the illusion of a large, private, uniform memory

Part A: Protection

- a each process sees a large, contiguous memory segment without holes
- $_{\mbox{\tiny $\mbox{\tiny σ}}}$ each process's memory space is private, i.e. protected from access by other processes

Part B: Demand Paging

- a capacity of secondary memory (swap space on disk)
- at the speed of primary memory (DRAM)

Based on a common HW mechanism: address translation

- user process operates on "virtual" or "effective" addresses
- HW translates from virtual to physical on each reference
 - controls which physical locations can be named by a process
 - allows dynamic relocation of physical backing store (DRAM vs. HD)
- June VM HW and memory management policies controlled by the OS

Lecture 8 Slide 3

Where Are We?

Fr	Sa	Su	Mo	Tu
9/26	27-Shahrivar	9/28	29-Shahrivar	9/30
10/2	3-Mehr	10/4	5-Mehr	10/6
10/9	10-Mehr	10/11	12-Mehr	###
	17-Mehr	10/18	19-Mehr	
	24-Mehr	10/25	26-Mehr	###
	1-Aban	11/2	3-Aban	11/4
11/7	8-Aban	11/9	10-Aban	###
11/14	15-Aban	11/17	17-Aban	###
11/21	22-Aban	11/23	24-Aban	
11/28	29-Aban	11/30	1-Azar	12/2
12/5	6-Azar	12/7	8-Azar	12/9
12/12	13-Azar	12/14	15-Azar	####
12/19	20-Azar	12/21	22-Azar	****
12/26	27-Azar	12/28	29-Azar	111111
1/3	4-Dey	1/5	6-Dey	1/7

This Lecture

- Virtual Memory

Next Lecture:

Lecture 8

Evolution of Protection Mechanisms


Earliest machines had no concept of protection and address translation

- no need---single process, single user
- a automatically "private and uniform" (but not very large)
- programs operated on physical addresses directly

no multitasking protection, no dynamic relocation (at least not very easily)

Lecture 8 Slide 4

base and bound registers In a multi-tasking system Each process is given a non-overlapping, contiquous physical memory region, everything belonging to a process must fit in that region When a process is swapped in. OS sets base to the start of the process's memory region and bound to the end of the region HW translation and protection check (on each memory reference) PA = EA + base provided (PA < bound), else violations ⇒ Each process sees a private and uniform address space (0 .. max) Base active process's region Bound privileged control another process's registers region Bound can also be formulated as a range physical mem.



Segmented Address Space segment == a base and bound pair segmented addressing gives each process multiple segments initially, separate code and data segments - 2 sets of base-and-bound reg's for inst and data fetch - allowed sharing code segments became more and more elaborate: code, data, stack, etc. also (ab)used as a way for an ISA with a small EA space to address a larger physical memory space SEG# EΑ segment tables must be 1. PA privileged data segment & structures and 2. base table okav? & private/unique to bound each process

Demand Paging

Main memory and Disk as <u>automatically managed</u> levels in the memory hierarchies

analogous to cache vs. main memory

Drastically different size and time scales

⇒ very different design decisions


Early attempts


- von Neumann already described manual memory hierarchies
- Brookner's interpretive coding, 1960
 - a software interpreter that managed paging between a 40kb main memory and a 640Kb drum
- Atlas, 1962
 - hardware demand paging between a 32-page (512 word/page) main memory and 192 pages on drums
 - 。 user program believes it has 192 pages


Lecture 8 Slide 8


Lecture 8


	L1 Cache	Demand Paging
capacity	4KB~64KB	??
block size	16~128 Byte	4K to 64K Byte
hit time	1~3 cyc	50-150 cyc
miss penalty	5~150 cycles	1M to 10M cycles
miss rate	0.1~10%	0.00001~0.001%
hit handling	hw	hw
miss handling	hw	SW





























Synonym Solutions

Limit cache size to page size times associativity

get index from page offset

Search all sets in parallel

- □ 64K 4-way cache, 4K pages, search 4 sets (16 entries)
- □ Slow!

Restrict page placement in OS

make sure index(VA) = index(PA)

Lecture 8 Slide 21