Advanced Computer Architecture

Transactional Memory

Fall 2016



Lec.21- Slide 1

Lec.21- Slide 3

Pejman Lotfi-Kamran

Adapted from slides originally developed by Profs. Hill, Hoe, Falsafi and Wenisch of CMU, EPFL, Michigan, Wisconsin

Where Are We? ◆ This Lecture 3-Mehr 5-Mehr TM 10-Mehr 12-Mehr 17-Mehr 24-Mehr 26-Mehr 1-Aban 10-Aban 8-Aban 15-Aban 17-Aban ◆ Next Lecture: 22-Aban 24-Aban Storage 1-Azar 29-Aban 6-Azar 13-Azar 15-Azar 20-Azar 22-Azar 29-Azar Fall 2016 Lec.21- Slide 2

Transaction Memory

The following slides are from Sean Leeh

Fall 2016

Current Parallel Programming Model

- ◆ Use "Lock"
- ◆ Fine grained lock
 - Error proneDeadlock prone
 - Overhead
- Thread 0
 move(a, b, key1); Thread 1
 move(b, a, key2);

UNLOCK(d); UNLOCK(s);

- DEADLOCK!
 (& can' t abort)
- ◆ Coarse grained lock
 - Sequentialize threads
 - Prevent parallelism

Code example source: Mark Hill @Wisconsin

Parallel Software Problems

- ◆ Parallel systems are often programmed with
 - Synchronization through barriers
 - Shared objects access control through locks
- Lock granularity and organization must balance performance and correctness
 - Coarse-grain locking: Lock contention
 - Fine-grain locking: Extra overhead
 - Must be careful to avoid deadlocks or data races
 - Must be careful not to leave anything unprotected for correctness
- ◆ Performance tuning is not intuitive
 - Performance bottlenecks are related to low level events
 - ▲ E.g. false sharing, coherence misses
 - Feedback is often indirect (cache lines, rather than variables)

Fall 2016 Lec.21- Slide

What do we want?

- A shared memory system with
 - A simple, easy programming model (unlike message passing)
 - A simple, low-complexity hardware implementation (unlike shared memory)
 - Good performance

Fall 2016 Lec.21- Slide 7

Parallel Hardware Complexity (TCC's view)

- ◆ Cache coherence protocols are complex
 - Must track ownership of cache lines
 - Difficult to implement and verify all corner cases
- Consistency protocols are complex
 - Must provide rules to correctly order individual loads/stores
 - Difficult for both hardware and software
- Current protocols rely on low latency, not bandwidth
 - Critical short control messages on ownership transfers
 - Latency of short messages unlikely to scale well in the future

Lec 21. Slide 6

- Bandwidth is likely to scale much better
 - ▲ High speed interchip connections
 - ▲ Multicore (CMP) = on-chip bandwidth

Fall 2016

Lock Freedom

- ♦ Why lock is bad?
- ◆ Common problems in conventional locking mechanisms in concurrent systems
 - Priority inversion: When low-priority process is preempted while holding a lock needed by a high-priority process
 - Convoying: When a process holding a lock is de-scheduled (e.g. page fault, no more quantum), no forward progress for other processes capable of running
 - Deadlock (or Livelock): Processes attempt to lock the same set of objects in different orders (could be bugs by programmers)
- Error-prone

all 2016 Lec.21- Slide 8

Using Transactions

- What is a transaction?
 - A sequence of instructions that is guaranteed to execute and complete only as an atomic unit

Begin Transaction Inst #1 Inst #2 Inst #3

End Transaction

- Satisfy the following properties
 - ▲ Serializability: Transactions appear to execute serially.
 - ▲ Atomicity (or Failure-Atomicity): A transaction either
 - * commits changes when complete, visible to all; or
 - * aborts, discarding changes (will retry again)
 - ▲ Isolation: concurrently executing threads cannot affect the result of a transaction, so a transaction produces the same result as when no other task was executing

Lec.21- Slide 11

Fall 2016 Lec.21- Slide

Transaction Code Example

◆ MIT LTM instruction set

Fall 2016

```
xstart:

XBEGIN on_abort

lw r1, 0(r2)

addi r1, r1, 1

...

XEND

...

on_abort:
... // back off
```

xstart

// retry


TCC (Stanford) [Hammond et al. ISCA 2004]


- ◆ Transactional Coherence and Consistency
- Programmer-defined groups of instructions within a program


Begin Transaction Start Buffering Results Inst #1 Inst #2 Inst #3


End Transaction Commit Results Now


- ◆ Only commit machine state at **end** of each transaction
 - Each must update machine state atomically, all at once
 - To other processors, all instructions within one transaction appear to execute only when the transaction commits
 - These commits impose an **order** on how procs modify machine state

















Hardware Transactional Memory Taxonomy

Conflict Detection

- ◆ Write set against another thread's read set and write set
 - Lazy
 - ▲ Wait till last minute
 - Eager
 - ▲ Check on each write
 - ▲ Squash during a transaction

Version Management

- Where to put speculative data
 - Lazv
 - ▲Into speculative buffer (assuming transaction will abort)
 - ▲ No rollback needed when abort
 - Fager
 - ▲ Into cache hierarchy (assuming transaction will commit
 - ▲ No data copy needed when go through

Fall 2016

Lec.21- Slide 19

HTM Taxonomy [LogTM 2006]

		Version Management	
		Lazy	Eager
Conflict Detection	Lazy	Optimistic C. Ctrl. DBMS	None
	Eager	MIT LTM Intel/Brown VTM	Conservative C. Ctrl DBMS MIT UTM LogTM

all 2016

TCC System

- ◆ Similar to prior thread-level speculation (TLS) techniques
 - CMU Stampede
 - Stanford Hydra
 - Wisconsin Multiscalar
 - UIUC speculative multithreading CMP
- ◆ Loosely coupled TLS system
- Completely eliminates conventional cache coherence and consistency models
 - No MESI-style cache coherence protocol
- But require new hardware support

Fall 2016 Lec.21- Slide 21

Advantages of TCC


- ◆ Trades bandwidth for simplicity and latency tolerance
 - Easier to build
 - Not dependent on timing/latency of loads and stores
- Transactions eliminate locks
 - Transactions are inherently atomic
 - Catches most common parallel programming errors
- Shared memory consistency is simplified
 - Conventional model sequences individual loads and stores
 - Now only have hardware sequence transaction commits
- ◆ Shared memory coherence is simplified
 - Processors may have copies of cache lines in any state (no MESI!)
 - Commit order implies an ownership sequence

all 2016 Lec.21- Slide 23

The TCC Cycle

- ◆ Transactions run in a cycle
- Speculatively execute code and buffer
- ◆ Wait for commit permission
 - Phase provides synchronization, if necessary (assigned phase number, oldest phase commit first)
 - Arbitrate with other processors
- Commit stores together (as a packet)
 - Provides a well-defined write ordering
 - Can invalidate or update other caches
 - Large packet utilizes bandwidth effectively
- And repeat

Fall 2016




How to Use TCC

- ◆ Divide code into *potentially* parallel tasks
 - Usually loop iterations
 - For initial division, tasks = transactions
 - ▲ But can be subdivided up or grouped to match HW limits (buffering)
 - Similar to threading in conventional parallel programming, but:
 - ▲ We do not have to verify parallelism in advance
 - ▲ Locking is handled automatically
 - ▲ Easier to get parallel programs running correctly
- Programmer then orders transactions as necessary
 - Ordering techniques implemented using phase number
 - Deadlock-free (At least one transaction is the oldest one)
 - Livelock-free (watchdog HW can easily insert barriers anywhere)

How to Use TCC

- ◆ Three common ordering scenarios
 - Unordered for purely parallel tasks
 - Fully ordered to specify **sequential** task (algorithm level)
 - Partially ordered to insert synchronization like barriers



Fall 2016

Lec.21- Slide 25

During A Transaction Commit

- Need to collect all of the modified caches together into a commit packet
- Potential solutions
 - A separate write buffer, or
 - An address buffer maintaining a list of the line tags to be committed
 - Size?
- Broadcast all writes out as one single (large) packet to the rest of the system

Fall 2016 Lec.21- Slide 27

Basic TCC Transaction Control Bits

- ◆ In each local cache
 - Read bits (per cache line, or per word to eliminate false sharing)
 - ▲ Set on *speculative loads*
 - ▲ Snooped by a committing transaction (writes by other CPU)
 - Modified bits (per cache line)
 - ▲ Set on *speculative stores*
 - ▲ Indicate what to *rollback* if a violation is detected
 - ▲ Different from dirty bit
 - Renamed bits (optional)

Fall 2016

- ▲ At word or byte granularity
- ▲ To indicate local updates (RAW) that do not cause a violation
- ▲ Subsequent reads that read lines with these bits set, they do NOT set read bits because local RAW is not considered a violation

Lec.21- Slide 26

Re-execute A Transaction


- Rollback is needed when a transaction cannot commit
- ◆ Checkpoints needed prior to a transaction
- Checkpoint memory
 - Use local cache
 - Overflow issue
 - ▲ Conflict or capacity misses require all the victim lines to be kept somewhere (e.g. victim cache)
- Checkpoint register state
 - Hardware approach: Flash-copying rename table / arch register file
 - Software approach: extra instruction overheads

1 2016 Lec.21- Slide 28

Sample TCC Hardware

- Write buffers and L1 Transaction Control Bits
 - Write buffer in processor, before broadcast
- ◆ A broadcast bus or network to distribute commit packets
 - All processors see the commits in a single order
 - Snooping on broadcasts triggers violations, if necessary
- ◆ Commit arbitration/sequence logic

Fall 2016



So far...

Replication & placement in CMP caches
But, CMP caches experience much pressure

- Contention internal to the workload
- ◆ Contention across programs

For large last-level caches:


- need to think about adaptive/optimal
 - Insertior
 - ▲ Which "way" does one bring a block into
 - Promotion
 - ▲ Which position does one move a block into after a hit

Fall 2016

Lec.21- Slide 30

Background

Fast processor + Slow memory → Cache hierarchy



- L1 misses → Short latency, can be hidden
- L2 misses → Long-latency, hurts performance

Important to reduce Last Level (L2) cache misses

The following slides are from Moin Qureshi et al.

Lec.21- Slide 31


Lec 21- Slide 29


Motivation


- □ L1 for latency, L2 for capacity
- □ Traditionally L2 managed similar to L1 (typically LRU)
- □ L1 filters temporal locality → Poor locality in L2
- □ LRU causes thrashing when working set > cache size

Most lines remain unused between insertion and eviction

Fall 2016











Much work in this area

- ◆ Dead-block prediction
 - Timing based (wakeup timers on blocks) [Hu' 02]
 - Reference count based (timers) [Kharbutli' 08]
 - Trace based (rep. instruction traces) [Lai' 01]
 - Practical trace based [Ferdman' 06]
 - Cache bursts (better accuracy) [Liu' 08]
- Prefetching into dead space
 - Predict dead block, prefetch next block [Lai' 01]
- ◆ Victim caching in dead space
 - Much dead space in L2
 - Use as victim cache [Khan' 10]









Overview

Problem: LRU replacement inefficient for L2 caches


Goal: A replacement policy that has:

- 1. Low hardware overhead
- 2. Low complexity
- 3. High performance
- 4. Robust across workloads

Proposal: A mechanism that reduces misses by 21% and has total storage overhead < two bytes

Fall 2016 Lec.21- Slide 41

LRU-Insertion Policy (LIP)



Choose victim. Do NOT promote to MRU

Lines do not enter non-LRU positions unless reused

Fall 2016 Lec.21- Slide 43

Cache Insertion Policy

Two components of cache replacement:

1. Victim Selection:

Which line to replace for incoming line? (E.g. LRU, Random, FIFO, LFU)

2. Insertion Policy:

Where is incoming line placed in replacement list? (E.g. insert incoming line at MRU position)

Simple changes to insertion policy can greatly improve cache performance for memory-intensive workloads

all 2016 Lec.21- Slide 42

Bimodal-Insertion Policy (BIP)

LIP does not age older lines

Infrequently insert lines in MRU position

Let ε = Bimodal throttle parameter

if (rand() < \varepsilon\)
Insert at MRU position;
else
Insert at LRU position;

For small ϵ , BIP retains thrashing protection of LIP while responding to changes in working set

Fall 2016 Lec.21- Slide 44

Circular Reference Model

[Smith & Goodman, ISCA' 84]

Reference stream has T blocks and repeats N times. Cache has K blocks (K<T and N>>T)

Policy	(a ₁ a ₂ a ₃ a _T) ^N	(b ₁ b ₂ b ₃ b _T) ^N
LRU		
OPT		
LIP		
BIP (small ϵ)		

For small ϵ , BIP retains thrashing protection of LIP while adapting to changes in working set

Fall 2016 Lec.21- Slide 45

Dynamic-Insertion Policy (DIP)

Two types of workloads: LRU-friendly or BIP-friendly


DIP can be implemented by:


- 1. Monitor both policies (LRU and BIP)
- 2. Choose the best-performing policy
- 3. Apply the best policy to the cache


Need a cost-effective implementation **→** "Set Dueling"


Fall 2016 Lec.21- Slide 47


Results for LIP and BIP LIP BIP(ε=1/32) BIP(ε=1/32) BIP(ε=1/32) Changes to insertion policy increases misses for LRU-friendly workloads Lec 21- Side 46























DIP (design and implementation) -PSEL[MSB] BIPCTR ==0 OI OCACHE MODULE Update Recency at Insert (SetIndex[9:5] == SetIndex[4:0]) (SetIndex[9:5] == -SetIndex[4:0])

Summary

LRU inefficient for L2 caches. Most lines remain unused between insertion and eviction

Proposed changes to cache insertion policy (DIP) has:

✓ 1. Low hardware overhead

Requires < two bytes storage overhead

✓ 2. Low complexity

Trivial to implement. No changes to cache structure

√ 3. High performance

Reduces misses by 21%. Two-thirds as good as OPT

√ 4. Robust across workloads

Almost as good as LRU for LRU-friendly workloads

Fall 2016 Lec.21- Slide 58