Lecture 5 Low-Miss-Ratio Caches L2 Cache Fall 2016 Pejman Lotfi-Kamran Adapted from slides originally developed by Profs. Falsafi, Hill, Hoe, Lipasti,

Purdue University, and University of Wisconsin.

AMD FX


L3


Cache

L2 Cache


L2 Cache

Lecture 5 Slide 1





Shen, Smith, Sohi, and Vijaykumar of Carnegie Mellon University, EPFL,



Write Buffers (Cont.)

Design issues:

- Design for bursts
- Coalesce adjacent writes?
- Sixteen entries is typical

Lecture 5

Mark Hill's DM vs. SA: "Bigger & Dumber is Better"

 $t_{avg} = t_{hit} + miss ratio x t_{miss}$

- $_{ extstyle e$
- but, associativity that minimizes t_{avg} is often smaller than associativity that minimizes miss ratio

remember:

$$diff(t_{cache}) = t_{cache}(SA) - t_{cache}(DM) \ge 0$$

 $diff(miss) = miss(SA) - miss(DM) \le 0$


e.g.,

assuming diff(t_{cache})= 0 => SA better

assuming diff(miss) = -1%,
$$t_{miss}$$
 = 20
 \Rightarrow if diff(t_{cache}) > 0.2 cycle then SA loses

Lecture 5 Slide 7

Writeback Buffers



Between write-back cache and next level

- 1. Move replaced, dirty blocks to buffer
- 2. Read new line
- 3. Move replaced data to memory

Usually need 8 write-back buffer entries

Lecture 5

"Harvard" vs. "Princeton"

Unified (sometimes known as Princeton)


less costly, dynamic response, handles writes to instructions


Split I and D (sometimes known as Harvard)


- most of the time code and data don't mix
- 2x bandwidth, place close to I/D ports
- can customize size (I-footprint generally smaller than d-footprint), no interference between I/D
- self-modifying code can cause "coherence" problems


Caches should be split for frequent simultaneous I & D access


on longer a question in "high-performance" on-chip L-1 caches














Use Hash Functions

Current mapping function only uses index bits

conflict happens for blocks with identical index bits

Can we use other parts of the address (tag bits) to distinguish?

i.e. use more than n-bit to index into 2ⁿ-line SRAM


- For $f_{index}(addr0) = f_{index}(addr1)$ can chose f_{hash} so that
- $f_{hash}(addr0) != f_{hash}(addr1)$

Cons:

- 1. What is a good hash function? Do we need program specific hash functions?
- 2. How expensive is it to critical path?
- Pros:
 - 1. Can lead to better effective use of cache

Lecture 5

Regular Set-Associative Cache



Seznec's Skewed-Associative Cache

For 4-way skewed-associative cache consider:


bank0: A1 xor A2


bank1: shuffle(A1) xor A2

bank2: shuffle(shuffle(A1)) xor A2

bank3: shuffle(shuffle(A1))) xor A2

Implementation only adds xor's to cache access path





Pseudo-Associativity: e.g MIPSR10K 2-way L2

Classic associativity is too expensive for external SRAMS (chip-count and routing)

N-way associativity is a placement policy

- $_{\mbox{\scriptsize o}}$ it says an address could be mapped to N different locations in the cache
- □ it doesn't say all look up needs to be parallel


Pseudo N-way Associativity:

- Given a direct-mapped array with K cache blocks
- Implement K/N sets
- Given address Addr, sequentially look up:
 - {0,Addr[lg(K/N)-1: 0]}, {1,Addr[lg(K/N)-1: 0]}, ...

{N-1,Addr[lg(K/N)-1: 0]}

Optimization: record the most recently used way (MRU) to look up first

Lecture 5



Daniel Sanchez' ZCache

One hash function per way (Similar to skewed-assoc caches)

Lookup similar to skewed-assoc caches

Hit is identical to to skewed-assoc caches

On a miss, more victims are gathered using Cuckoo hashing

Apply hash functions on victims to gather more victims


Lecture 5

Advanced Caches (Cont.)

- · Miss Ratio
 - Associativity
 - Prefetching (later)
- · Miss Cost
 - Victim caching (related to associativity)
 - Request-word first
 - Subblocking
 - Multi-level caches
 - Lock-up free caches
- Issue bandwidth

Lecture 5

Norm Jouppi's Victim Cache



Lines evicted from the direct-mapped cache due to collision is stored into the victim cache

Avoids ping-ponging when the working set contains a few addresses that collides

Lecture 5

Norm Jouppi's Victim Cache

Targets conflict misses

Victim cache: a small fully-associative cache capturing "victims"

- □ victims are conflicts in a set in DM or low-assoc cache
- LRU replacement

A miss in cache + a hit in victim cache

- move line to main cache
- is effectively equal to fast miss handling (or slow hits)

Victim Cache's Performance

Removing conflict misses

- even one entry helps some benchmarks
- helps I-cache more than D-cache

Compared to cache size

generally, victim cache helps more for smaller caches

Compared to line size

helps more with larger line size (why?)

Lecture 5

Reducing Miss Cost

Assume 8 cycles before delivering 2 words/cycle

- t_{memory} = t_{access} + B x t_{transfer} = 8 + B x 1/2 B is the block size in words
- whole block loaded before CPU gets data

Assume requested word first

- CPU gets data before cache loads it in data array
- t_{memory} = t_{access} + MB x t_{transfer} = 8 + 2 x 1/2 MB is memory bus width in words

Lecture 5

Large Blocks and Subblocking

Large cache blocks can take a long time to refill

- refill cache line critical word first
- □ restart cache access before complete refill

Large cache blocks can waste bus bandwidth if block size is larger than spatial locality

- divide a block into subblocks
- associate separate valid bits for each subblock

v subblock v subblock • • • • v subblock


Lecture 5 Slide 27

Multi-Level Caches

Processors getting faster w.r.t. main memory

- larger caches to reduce frequency of more costly misses
- but larger caches are too slow for processor
- => gradually reduce cost of misses with a multiple cache levels

 $t_{avg} = t_{hit} + miss ratio x t_{miss}$



The Inclusion Property

Multi-level inclusion holds if L2 is always a superset of L1, and so on down the hierarchy. Why?

- if an addr is in L1, then it must be frequently used
- makes L1 design simpler

don't need separate cases for L2 hit vs. miss

L2 can handle external coherence checks without L1

Causes interesting interactions between L1I, L1D, and L2

Inclusion takes effort to maintain


- each L2 block frame needs status bits marking subblocks in cached by L1 (# of bit = L2 blocksize/L1 blocksize)
- □ if a L2 block is to be displaced, must first flush out all of its L1-cached subblocks

Why would an L2 block be displaced

if it is still has subblocks in L1?

Consider 1. L1 block size < L2 block size 2. associativity in L1

Lecture 5 Slide 30



Multi-Level Inclusion (Cont.)

Inclusion takes effort to maintain

- make L2 cache have bits or pointers giving L1 contents
- invalidate from L1 before replacing from L2
- number of pointers per L2 block
 - L2 blocksize/L1 blocksize

Interesting interaction between L1I, L1D, and L2

- Example a matrix multiply program for a large matrix
- What happens if you maintain inclusion for L11?

Level Two Cache Design

What is miss ratio?

- global: L2 misses after L1 references
- o local: L2 misses after L1/L1 misses
- □ solo: as only cache / references

L1 cache design similar to single-level cache

when main memory "faster" w.r.t. CPU

Apply previous experience to L2 design?

L2 "global" miss ratios not significantly altered by L1 presence

- if L2 cache size >= 8 x L1 cache size
- □ Przybylski et al., ISCA 1989

But L2 caches bigger than before

Lecture 5 Slide 33

Level Two Cache Example

Recall adding associativity to single-level cache helped if

$$\begin{aligned} &\textit{diff}(t_{cache}) + \textit{diff} \text{ (miss) x } t_{miss} < 0 \\ &\textit{diff}(miss) = -1\%, t_{miss} = 20 \\ &=> \textit{diff}(t_{cache}) < 0.2 \text{ cycle} \end{aligned}$$

Consider doing the same in an L2 cache where

$$t_{avg} = t_{cache1} + miss1 \times t_{cache2} + miss2 \times t_{memory}$$

Improvement only if

miss1 x diff(
$$t_{cache2}$$
)+ diff(miss2) x t_{memory} < 0 diff(t_{cache2})< (-diff(miss2)/miss1) x t_{memory} diff(t_{cache2})< 0.0005/0.05 x 100 = 1 cycle