Advanced Computer Architecture

Memory Ordering

Fall 2016



Pejman Lotfi-Kamran

Adapted from slides originally developed by Profs. Hill, Hoe, Falsafi and Wenisch of CMU, EPFL, Michigan, Wisconsin

Fall 2016 Lec.18 - Slide

Atomic sequence ordering (ASO) [Wenisch' 07]

- Intuition: If access sequence appears atomic, then actual order does not matter
- ◆ Dynamically group accesses into atomic sequences
- ◆ Relax order within & across sequences
- ◆ Stores: get all permissions; then commit atomically ● On-chip commit (into L2)
- On a race, recover to sequence's checkpoint
 - Races are rare in typical parallel apps. [Gniady' 99]

and the same of th

Coarse-grain rollback enables practical HW

Fall 2016 Lec.18 - Slide 3

Where Are We? ◆ This Lecture 3-Mehr 5-Mehr Consistency (3) 10-Mehr 12-Mehr 17-Mehr 24-Mehr 1-Aban 8-Aban 10-Aban 15-Aban 17-Aban Next Lecture: 22-Aban 24-Aban Synchronization 29-Aban 1-Azar 6-Azar 13-Azar 15-Azar

Atomic sequence ordering (ASO)

22-Azar

29-Azar

◆ Enforce order over coarse-grain atomic sequences

Atomic sequences

Lec.18 - Slide 2

Lec.18 - Slide 4



Detect races:


Fall 2016


20-Azar


Fall 2016


- Mark speculative loads in cache
- ■Coherence request to speculative block ⇒ violation
- ◆ CPU rollback: 2-4 CPU checkpoints

Coarse-grain rollback enables practical HW









CPU ckpts 2 - 4 CPU Ckpts 2 - 4 Committed data (globally visible) Scalable SB ~10 KB SRAM CPU Ckpts Committed data (globally visible) Committed data (globally visible) Committed data (globally visible)

- ◆ Fast access to CPU-visible and globally-visible values
 - Stores: issue to L1&SSB; commit SSB→L2
- ◆ Detect races: L1 & L2 track sequences' reads
 - Recover to checkpoint; reconstruct L1 from SSB
- ◆ Similar HW for TLS, TM → add generic mechanisms

Fall 2016 Lec.18 - Slide 9

Performance comparison 2 1.8 1.6 1.4 0 DSS Scientific • Up to 50% gap between aggressive SC and RMO • Even under RMO, fences cause 5-10% unnecessary stalls ASO & SSB enable ≥RMO perf. with SC guarantees Fall 2016

Evaluation methodology

- ◆ Flexus OoO timing simulation
- ◆ SMARTS statistical sampling

Benchmark Applications Mo

OLTP: TPC-C

□ IBM DB2 & Oracle
DSS: TPC-H Qrv 1. 6. 16

□ IBM DB2

Web: SPECweb99

■ Apache & Zeus

Scientific

■ barnes, ocean

Model Parameters

16-node directory-based DSM

4GHz CPUs; SPARC ISA

4-wide OoO; 8-stage pipeline

64KB L1, 8MB L2

Store prefetch & speculative


loads [Gharachorloo' 91]


Lec.18 - Slide 10


InvisiFence For Weak Ordering


- ◆ Add deep speculation to eliminate stalling on fences
- ◆ Mechanism: register ckpt + 2 bits per L1 cache line
 - Similar HW to other deep speculation (TLS, TM, Cherry...)
- Initiate speculation at fence instructions
 - Detect violations via cache coherence protocol
 - Preserve non-speculative data in L2 (facilitates rollback)
- ◆ Speculation ends when store buffer becomes empty
 - Commit by flash-clearing read/write bits


InvisiFence - Blundell - ISCA 2009


















































Generalizing InvisiFence for Strong Ordering


- Strong models impose additional ordering constraints
 - Processor Consistency (x86, TSO): ordering between stores
 - Sequential Consistency: ordering between all operations
- ◆ These constraints are conceptually "implicit fences"
 - e.g., for SC: every operation is "implicit fence"
- ◆ InvisiFence can handle these just like explicit fences!
 - Increases speculation frequency...


No other hardware changes

Fall 2016

InvisiFence - Blundell - ISCA 2009

Lec.18 - Slide 31





Summary: Speculative Memory Ordering

Memory Consistency models are neither necessary nor sufficient to achieve high performance!

- ◆ No need for "static" compile-time fences
- ◆ Detect and enforce fences dynamically
- ◆ Speculation techniques effective
- ◆ Similar mechanisms needed for Transactional Memory or Lock speculation

Fall 2016 Lec.18 - Slide 35

ASO & InvisiFence: Design Comparison

ASO [Wenisch'07]

- Fine-grained tracking
 - 1K-entry store buffer
 - 10 KB
- Lengthy commit
 - Atomically drain SB to L2
 - Multiple checkpoints
- Changes to L1
 - Mult. per-block R/W bits
 - Write-through
 - Per-word valid bits

InvisiFence

- Coalesced tracking
 - 8-entry store buffer
 - ●<1 KB
- ◆ Constant-time commit
 - Flash-clear bits
 - Single checkpoint
- Changes to L1
 - Single per-block R/W bits

Lec.18 - Slide 34

Clean to L2

Both eliminate stalls, but InvisiFence hardware simpler

Fall 2016 InvisiFence - Blundell - ISCA 2009