Advanced Computer Architecture

Memory Ordering

Fall 2016



Pejman Lotfi-Kamran

Adapted from slides originally developed by Profs. Hill, Hoe, Falsafi and Wenisch of CMU, EPFL, Michigan, Wisconsin

Fall 2016 Lec.17 - Slide 1

The Big Debate

When shall hardware enforce order?

Always order:


- Always (SC)
 - ▲ Software wants a "multiprogrammed CPU" behavior
- Easy to program & understand
- Assumed to exhibit inferior performance

Relax order:

- Order enforced through software annotation
- Let the hardware overlap write latency

Fall 2016 Lec.17 - Slide 3

Where Are We?



- ◆ This Lecture
 - Consistency (2)
- ◆ Next Lecture:
 - Consistency (3)

Lec.17 - Slide 2

Big Misconception: Large Performance Gap

But, strong ordering thought to hurt performance

One reason for a variety of memory models and flavors

Not true!

Memory only has to appear to be ordered

- Hardware can relax order speculatively
- Save state while speculating
- Roll back if relaxed order observed by others
- E.g. result, SC + Speculation ≥ RC!

This is the Bart Simpson's approach to relaxing order: "I didn't do it. Noone saw me doing it!"

Fall 2016 Lec.17 - Slide 4

Evolution of SC Systems

Naiive SC: every access is ordered

Optimized SC:

- Three simple optimizations
- Existing pipeline HW
- E.g., MIPS R10K

Wait-free SC:

- SC++
- ASO
- InvisiFence

Fall 2016 Lec.17 - Slide 5

Review: SC + Store Buffer + Fetch blocks

ST X ; removed from pipeline (wait in SB)
ST B ; removed from pipeline (wait in SB)
LD A ; looks up cache but waits (no load)
ALU ; waiting for LD A
ST A ; looks up cache but waits (no store)

LD Y; looks up cache but waits (no store); looks up cache, fetches Y into L1

ST Z ; instruction not fetched

Fall 2016 Lec.17 - Slide 7

Enhancing SC's Performance


- 1. Review: Store buffering
 - Store misses (either missing data or permission) can be removed from pipeline in program order
 - · Place them in a store buffer

2. Review: All miss "fetches" can be overlapped

- L1 cache is a point of serialization (think "switch")
- · Requests for cache blocks can be sent out in parallel
- · All accesses to L1 must be atomic and in order
- Therefore:
 - Order in which blocks are fetched/filled has no bearing on actual observed program order
 - Not until L1 cache access for the block is performed
- 3. New: Load hits can "speculate" past store misses

Lec.17 - Slide 6

MIPS R10000 did this!



MIPS R10K: SC + Store Buffer + Fetch + Speculative Load

ST X ; removed from pipeline (wait in SB)
ST B ; removed from pipeline (wait in SB)

LD A ; speculatively loaded

ALU ; Done!

ST A ; waiting for store buffer

LD Y ; looks up cache, fetches Y into L1

ST Z ; instruction not fetched

Fall 2016 Lec.17 - Slide 9

What if another processor asks for A?

LD A is out of order with respect to ST X & ST B! What if another processor stores A meanwhile?

- Coherence message sent to this processor
- LD/ST queue has a speculative bit for LD A
- If the bit is set → misspeculation!

On misspeculation:

- Service the coherence message (e.g., invalidate A)
- Re-execute starting from the LD A
- LD A will turn into a miss
- Noone saw the reordering (except for the local processor)!

Fall 2016 Lec.17 - Slide 10

Misspeculation in MIPS R10K

ROB LDV

ST B



Store buffer



LD/ST queue

Store to A from another Processor

Store to A from another processor

- ◆Flush all ROB and LD/ST queue entries
- ◆Re-execute from LD A


Lec.17 - Slide 11


Requirements for Store-Stall-Free SC: SC++ [Gniady'99]

- Non-blocking caches
- ② Logging program state while a store is pending
 - May need to log thousands of cycles
- 3 Fast lookup to detect order violation
 - Upon request for data by others
- 4 Infrequent rollbacks
 - Typical of well-behaved parallel applications
 - Rollbacks are due to false sharing or data races

Fall 2016

Lec.17 - Slide 12





Can we do any model ++?

- ◆ Relaxed models conservatively enforce order at Fences!
 - If there are may fences in the code performance hurts
 - E.g., XCHG instructions in PC (TSO)
 - E.g., Fence instructions in WC & RC
- ◆ PC++, WC++, RC++?
 - Yes

Fall 2016

- Can use the same buffering and lookup
- Relax Fence instructions!

Summary

- ◆ Can relax order as long as
 - There is enough buffering
 - The buffer can be looked up for races (coherence messages)
- Relaxed models may not be necessary to achieve high performance!
 - Hardware can relax order
 - Models may be needed to allow compilers reorder
 - Compilers have not had much impact on performance

Lec.17 - Slide 15

all 2016

Lec.17 - Slide 16