
Lecture 6 High B/W Caches


Fall 2016

Pejman Lotfi-Kamran



Adapted from slides originally developed by Profs. Falsafi, Hill, Hoe, Lipasti, Shen, Smith, Sohi, and Vijaykumar of Carnegie Mellon University, EPFL, Purdue University, and University of Wisconsin.

Lecture 6 Slide 1




Multi-Level Caches

Processors getting faster w.r.t. main memory

- larger caches to reduce frequency of more costly misses
- but larger caches are too slow for processor
- => gradually reduce cost of misses with a multiple cache levels

$$t_{avg} = t_{hit} + miss ratio x t_{miss}$$



The Inclusion Property

Multi-level inclusion holds if L2 is always a superset of L1, and so on down the hierarchy. Why?

- if an addr is in L1, then it must be frequently used
- _n L2 can handle external coherence checks without L1

Causes interesting interactions between L1I, L1D, and L2

Inclusion takes effort to maintain

- each L2 block frame needs status bits marking subblocks in cached by L1 (# of bit = L2 blocksize/L1 blocksize)
- if a L2 block is to be displaced, must first flush out all of its L1-cached subblocks

Why would an L2 block be displaced
if it is still has subblocks in L1?
Consider 1. L1 block size < L2 block size 2. associativity in L1

Lecture 6

Possible Inclusion Violation step 1. L1 miss on c direct mapped L2 step 2. a displaced to L2 a 2-way set asso. L1 step 3. b replaced by c a,b,c have same L1 idx bits b,c have the same L2 idx bits a,{b,c} have different L2 idx bits lecture 6 slide 6

Multi-Level Inclusion (Cont.)

Inclusion takes effort to maintain

- make L2 cache have bits or pointers giving L1 contents
- invalidate from L1 before replacing from L2
- number of pointers per L2 block
 - L2 blocksize/L1 blocksize

Interesting interaction between L1I, L1D, and L2

- Example a matrix multiply program for a large matrix
- What happens if you maintain inclusion for L11?

Lecture 6 Slide 7

Level Two Cache Design

What is miss ratio?

- global: L2 misses after L1 references
- o local: L2 misses after L1/L1 misses
- solo: as only cache / references

L1 cache design similar to single-level cache

when main memory "faster" w.r.t. CPU

Apply previous experience to L2 design?

L2 "global" miss ratios not significantly altered by L1 presence

- □ if L2 cache size >= 8 x L1 cache size
- Przybylski et al., ISCA 1989

But L2 caches bigger than before

Level Two Cache Example

Recall adding associativity to single-level cache helped if $diff(t_{cache}) + diff(miss) \times t_{miss} < 0$ diff(miss) = -1%, $t_{miss} = 20$ $=> diff(t_{cache}) < 0.2$ cycle

Consider doing the same in an L2 cache where $t_{avg} = t_{cache1} + miss1 \times t_{cache2} + miss2 \times t_{memory}$

Improvement only if miss1 x diff(t_{cache2})+ diff(miss2) x t_{memory} < 0 diff(t_{cache2})< (-diff(miss2)/miss1) x t_{memory} diff(t_{cache2}) < 0.0005/0.05 x 100 = 1 cycle

Lecture 6

Lock-up Free Caches

Also known as non-blocking caches Proposed first by Kroft

Only makes sense if processor

- nandle mult. pending references
- a can do useful work under a miss
- n has misses that can be overlapped

Key implementation problems

- handle reads to pending miss
- handle writes to pending miss
- keep multiple requests straight

Memory Access Stream	
ld A	hit
ld B	miss
ld C	miss
ld D	hit
st B	miss (pend.)
	Miss Status Holding Registers
Non-blocking \$	B

Lock-up Free Caches (Cont.)

MSHRs: miss status holding registers

- 1. Is there already a miss to the same block?
- 2. Route data back to CPU
- Valid bit and tag: associatively compared on each miss
- Status & pointer to block frame
- What happens on a miss?
- Tag L1 requests to allow out-of-order service from L2
- Split-transaction/pipelined L1-L2 interface
- Associative MSHRs could become bottleneck

Lecture 6 Slide 11

Issue Bandwidth

Increasing issue width => wider caches


Parallel cache access is harder than parallel FUs


- $\mbox{\ \tiny o}$ fundamental difference: caches have state, FUs don' t
- one port affects future for other ports


Several approaches used


- true multi-porting
- multiple cache copies
- virtual multi-porting
- multi-banking (interleaving)
- line buffers

Multi-Port Caches: True Multiporting Superscalar processors requires multiple data references per cycle Time-multiplex a single port (double pump) need cache access to be faster than datapath clock not scalable Truly multiported SRAMs are available, but Pipe 1 Pipe 1 more chip area Addr slower access Data (very undesirable for L1-D) Pipe 2 Pipe 2 Addr Data Lecture 6 Slide 13









Juan et al.'s Simulation Study

Focus on two solutions

- true multiporting: ideal
- multi-banking: more scalable

Use dynamically scheduled processor

4-issue, 64-inst window to 32 issue, 512-inst window

Direct-mapped 32KB cache

- processor-cache ports
- n-banks
- cell-port (internal)

Lecture 6 Slide 18

Multi-banked Caches

Configuration

- a each bank is blocking but interleaving gives non-blocking
- addresses use simple interleaving
- use 4 processor-to-cache ports

Lecture 6 Slide 19

Performance of Multi-banked Caches

Bank conflicts is a problem

nulti-ported vs. multi-banked non-blocking

Bank blocking hurts for small # of banks

multi-banked non-blocking vs. multi-banked blocking


Nature of Bank Conflicts

Many requests are to the same bank

But many are to the same block

0.75 of pending requests with 4 banks are to same line

Lecture 6 Slide 21



Alternative Design

Multi-banks with multi-ports per bank

- improves performance considerably
- ompare 4 banks 1 port with 2 banks 2 ports

Add FIFOs to banks

absorbs some bank busy stalls

Add coalescing to FIFOs

combines requests to same line

Lecture 6 Slide 23

Area/Performance

Multi-bank with same-line optimization seems to work best

Standard multi-bank caches have relatively low cost

but also lower performance

Hybrid designs perform well but at relatively high cost

Latency vs. Bandwidth

Latency can be handled by

- hiding/tolerating techniques
 - 。 e.g., parallelism
 - may increase bandwidth demand
- reducing techniques

Ultimately limited by physics

Lecture 6 Slide 25

Latency vs. Bandwidth (Cont.)

Bandwidth can be handled by

- banking/interleaving/multiporting
- wider buses
- n hierarchies (multiple levels)

What happens if average demand not supplied?

- bursts are smoothed by queues
 - o if burst is much larger than average => long queue
 - eventually increases delay to unacceptable levels