


Stage 1: Fetch Fetch an instruction from memory every cycle Use PC to index memory Increment PC (assume no branches for now) Write state to the pipeline register (IF/ID) The next stage will read this pipeline register



Stage 2: Decode

Decodes opcode bits

Set up Control signals for later stages

Read input operands from register file

Specified by decoded instruction bits

Write state to the pipeline register (ID/EX)

- □ Opcode
- Register contents
- □ PC+1 (even though decode didn't use it)
- Control signals (from insn) for opcode and destReg

Lecture 10 Slide 9

Stage 2: Decode Diagram TegA TegB TegB

Stage 3: Execute


Perform ALU operations

- Calculate result of instruction
 - Control signals select operation
 - Contents of regA used as one input
 - Either regB or constant offset (from insn) used as second input
- Calculate PC-relative branch target
 - PC+1+(constant offset)

Write state to the pipeline register (EX/Mem)

- □ ALU result, contents of regB, and PC+1+offset
- Control signals (from insn) for opcode and destReg

Lecture 10 Slide 11



Stage 4: Memory

Perform data cache access

- ALU result contains address for LD or ST
- Opcode bits control R/W and enable signals

Write state to the pipeline register (Mem/WB)

- ALU result and Loaded data
- Control signals (from insn) for opcode and destReg

Lecture 10 Slide 13


Slide 13


Stage 5: Write-back


Writing result to register file (if required)


- □ Write Loaded data to destReg for LD
- Write ALU result to destReg for arithmetic insn
- Opcode bits control register write enable signal


Lecture 10 Slide 15

















Balancing Pipeline Stages (1/2)


Two methods for stage quantization


- □ Merge multiple sub-ops into one
- □ Divide sub-ops into smaller pieces

Recent/Current trends

- Deeper pipelines (more and more stages)
- Multiple different pipelines/sub-pipelines
- Pipelining of memory accesses

Lecture 10 Slide 22





Instruction Dependencies

Data Dependence

- Read-After-Write (RAW) (only true dependence)
 - Read must wait until earlier write finishes
- Anti-Dependence (WAR)
 - Write must wait until earlier read finishes (avoid clobbering)
- Output Dependence (WAW)
 - Earlier write can't overwrite later write

Control Dependence (a.k.a. Procedural Dependence)

- Branch condition must execute before branch target
- Instructions after branch cannot run before branch

Lecture 10 Slide 25

Hardware Dependency Analysis

Processor must handle

- Register Data Dependencies (same register)
- RAW, WAW, WAR
- Memory Data Dependencies (same address)
 - RAW, WAW, WAR
- Control Dependencies

Lecture 10 Slide 26

Pipeline Terminology

Pipeline Hazards

- Potential violations of program dependencies
- Must ensure program dependencies are not violated

Hazard Resolution

- Static method: performed at compile time in software
- Dynamic method: performed at runtime using hardware
- Two options: Stall (costs perf.) or Forward (costs hw.)

Pipeline Interlock

- Hardware mechanism for dynamic hazard resolution
- Must detect and enforce dependencies at runtime

Lecture 10

