Advanced Computer Architecture

Synchronization

Fall 2016



Pejman Lotfi-Kamran

Adapted from slides originally developed by Profs. Hill, Hoe, Falsafi and Wenisch of CMU, EPFL, Michigan, Wisconsin


Fall 2016 Lec.20 - Slide 1

Lock Elision

Slides are courtesy Dan Sorin of Duke University

Fall 2016 Lec.20 - Slide 3

Where Are We?



- ◆ This Lecture
- Synchronization
- ◆ Next Lecture:
 - TM

Lec.20 - Slide 2

Speculative Lock Elision

- ◆ Multithreaded Programming gains Importance
 - SMPs, Multithreaded Architectures
 - Used in non-traditional fields (Desktop)
- Synchronization Mechanisms required for exclusive access
 - Serialize access to shared data structures
 - Necessary to prevent conflicting updates

16

Dynamically Unnecessary Synchronization

```
LOCK(locks->error lock)
                            Thread 1
if (local error>multi-
                           LOCK(hash tbl.lock)
 >err multi)
                            var=hash tbl.lookup(X)
 multi-
                           if(!var)
 >err multi=local err;
                             hash tbl.add(X);
UNLOCK(locks-
                            UNLOCK(hash tbl.lock)
 >error lock);
                            Thread 2
                            LOCK(hash tbl.lock)
◆ Require no lock, if
                            var=hash tbl.lookup(Y)
   • no write access
                            if(!var)
   different fields accessed
                              hash tbl.add(Y);
                            UNLOCK(hash tbl.lock)
```

False Dependencies

- ◆ Locks introduce Control and Data Dependence
- Removal

Fall 2016

- Key is Appearance of Instantaneous Change
- Lock can be elided, if memory operation remain atomic
 - ▲Data read is not modified by other threads
 - ▲Data written is not access by other threads
- Any instruction that violates these conditions must not be retired

Fall 2016 Lec. 20 - Slide 7

Multithreaded Programming

- ◆ Conservative Locking
 - Easier to show correctness
 - Lock more often than necessary
- ◆ Locking Granularity
 - Trade-Off between Performance and Complexity
- ◆ Thread-unsafe legacy libraries
 - Require global locking

Fall 2016 Lec.20 - Slide 6

Silent store pairs

	Program Semantic	Instruction Stream	Value	of_lock_
♦ i16 & i6 are silent pair ● i16 undoes i6			as seen by self	as seen by other threads
◆ Not silent individually	TEST_lock_	L1:i1 ldl t0, 0(t1) i2 bne t0, L1:	FREE	FREE
No write to _lock_Read _lock_ is ok	TEST_lock_ &	i3 ldl_l t0, 0(t1) i4 bne t0, L1:	FREE	FREE
◆ SLE does not depend on semantic info ● Simply observe silent pairs	SET_lock_	i5 lda t0, 1(0) i6 stl_c t0, 0(t1) i7 beq t0, l1:	HELD	FREE
(C) 2008 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh	critical section RELEASE _lock_	18-115 116 stl 0, 0(t1)	FREE	FREE

Two SLE Predictions

- ◆ Silent pair prediction
 - On a store
 - ▲Predict another store will undo changes
 - ▲Don't perform stores
 - ▲Monitor memory location
 - If validated, elide two stores
- ◆ Atomicity prediction
 - Predict all memory access within silent pair occur atomically
 - No partial updates visible to other threads

II 2016 Lec.20 - Slide 9

Buffering Speculative State

- ◆ Register state
 - Reorder Buffer
 - ▲Already used for branch prediction
 - Register Checkpoint
- Memory state
 - Augment write buffers
 - ▲Keep speculative writes in write buffer...
 - ▲...until validated
 - ▲Allows merging of speculative writes

Fall 2016 Lec. 20 - Slide 11

Initiating Speculation

- ◆ Detect candidate pairs
 - Filter indexed by program counter
 - Add confidence metric for each pair
- ◆ Predict, if lock held
 - If yes, don't speculate

Fall 2016

Lec.20 - Slide 10

Lec.20 - Slide 12


Misspeculation conditions


- ◆ Atomicity violation
 - Detected by coherence protocol
 - ▲Sufficient for ROB register state
 - ▲For register checkpoint add speculative access bit to L1 cache
- ◆ Resource constraints
 - Cache Size
 - Write Buffer Size


Committing Speculative Memory State


- ◆ Commits must appear instantaneously
- ◆ Cache state and Cache data
 - Can speculate on state
 - Can't speculate on data
- ◆ Speculative store
 - Send GETX request
 - Block already exclusive when speculative writes commit


Fall 2016 Lec.20 - Slide 13












Evaluation

- ◆ 3 Systems
 - CMP, SMP and DSM
 - Total Store Order
 - Single Register Checkpoint
 - 32 entry lock predictor
- ◆ Run on SimpleMP
 - Based on Simplescalar
- ◆ Benchmarks
 - SPLASH

▲mp3d, barnes, cholesky

- SPLASH-2
 - ▲Radiosity, water-nsq, ocean
- Microbenchmark

Fall 2016 Lec.20 - Slide 18



Asymmetric Critical Section Execution

Slides from M. Aater Suleman et. al., ASPLOS 2009

Fall 2016 Lec.20 - Slide 21


List of Open Tables Thread 0 Thread 1 Thread 2 Thread 3 Thread 2: CloseAllTables()


Background


- ◆ To leverage CMPs:
 - Programs must be split into threads
- ◆ Mutual Exclusion:


Fall 2016


- Threads are not allowed to update shared data concurrently
- Accesses to shared data are encapsulated inside critical sections
- Only one thread can execute a critical section at a given time













The Asymmetric Chip Multiprocessor (ACMP)




- Provide one large core and many small cores
- Execute parallel part on small cores for high throughput
- · Accelerate serial part using the large core

Fall 2016







Architecture Overview

- ISA extensions
 - CSCALL LOCK ADDR, TARGET PC
 - CSRET LOCK ADDR
- ◆ Compiler/Library inserts CSCALL/CSRET
- ◆ On a CSCALL, the small core:
 - Sends a CSCALL request to the large core
 - ▲Arguments: Lock address, Target PC, Stack Pointer, Core ID
 - Stalls and waits for CSDONE
- Large Core
 - Critical Section Request Buffer (CSRB)
 - Executes the critical section and sends CSDONE to the requesting core


Fall 2016 Lec.20 - Slide 33

Outline

- ◆ Background
- Mechanism
- ◆ Performance Trade-Offs
- Evaluation
- ◆ Related Work and Summary

False Serialization

- ◆ ACS can serialize independent critical sections
- ◆ Selective Acceleration of Critical Sections (SEL)
 - Saturating counters to track false serialization



Fall 2016

Performance Tradeoffs

◆ Fewer threads vs. accelerated critical sections


- Accelerating critical sections offsets loss in throughput
- As the number of cores (threads) on chip increase:
 - ▲ Fractional loss in parallel performance decreases
 - ▲ Increased contention for critical sections makes acceleration more beneficial

◆ Overhead of CSCALL/CSDONE vs. better lock locality

- ACS avoids "ping-ponging" of locks among caches by keeping them at the large core
- More cache misses for private data vs. fewer misses for shared data

Fall 2016 Lec. 20 - Slide 35

12016



Outline

- Background
- ◆ Mechanism
- ◆ Performance Trade-Offs
- ◆ Evaluation
- ◆ Related Work and Summary

Fall 2016 Lec.20 - Slide 39

Performance Tradeoffs

- ♦ Fewer threads vs. accelerated critical sections
 - Accelerating critical sections offsets loss in throughput
 - As the number of cores (threads) on chip increase:
 - ▲ Fractional loss in parallel performance decreases
 - ▲ Increased contention for critical sections makes acceleration more beneficial
- ◆ Overhead of CSCALL/CSDONE vs. better lock locality
 - ACS avoids "ping-ponging" of locks among caches by keeping them at the large core
- More cache misses for private data vs. fewer misses for shared data
 - Cache misses reduce if shared data > private data

Fall 2016 Lec.20 - Slide 38

Experimental Methodology

Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core
Niagara	Niagara	Niagara	Niagara
-like	-like	-like	-like
core	core	core	core

SCMP

- · All small cores
- Conventional locking

	Large core		Niagara -like core	Niagara -like core	
			Niagara Niaga -like -like core core		
	Niagara -like core	Niagara -like core	Niagara -like core	Niagara -like core	
	Niagara -like core	Niagara -like core	Niagara -like core	Niagara -like core	ı

ACMP

- One large core (area-equal 4 small cores)
- Conventional locking



ACS

- ACMP with a CSRB
- Accelerates Critical Sections


Lec.20 - Slide 40


Fall 2016


Experimental Methodology


- Workloads
 - 12 critical section intensive applications from various domains
 - 7 use coarse-grain locks and 5 use fine-grain locks
- Simulation parameters:
 - x86 cycle accurate processor simulator
 - Large core: Similar to Pentium-M with 2-way SMT. 2GHz, out-of-order, 128-entry ROB, 4-wide issue, 12-stage
 - Small core: Similar to Pentium 1, 2GHz, in-order, 2-wide issue, 5-stage
 - Private 32 KB L1, private 256KB L2, 8MB shared L3
 - On-chip interconnect: Bi-directional ring

Fall 2016 Lec.20 - Slide 41









Outline

- ◆ Background
- ◆ Mechanism
- ◆ Performance Trade-Offs
- Evaluation
- ◆ Related Work and Summary

Fall 2016

Lec.20 - Slide 46

Related Work

Fall 2016

- ◆ Improving locality of shared data by thread migration and software prefetching (Sridharan+, Trancoso+, Ranganathan+) ACS not only improves locality but also uses a large core to accelerate critical section execution
- Asymmetric CMPs (Morad+, Kumar+, Suleman+, Hill+)
 ACS not only accelerates the Amdahl's bottleneck but also critical sections
- Remote procedure calls (Birrell+)
 ACS is for critical sections among shared memory cores

Lec.20 - Slide 47

Hiding Latency of Critical Sections

- ◆ Transactional memory (Herlihy+)
 ACS does not require code modification
- Transactional Lock Removal (Rajwar+) and Speculative Synchronization (Martinez+)
 - Hide critical section latency by increasing concurrency
 ACS reduces latency of each critical section
 - Overlaps execution of critical sections with no data conflicts ACS accelerates ALL critical sections
 - Does not improve locality of shared data
 ACS improves locality of shared data
 - →ACS outperforms TLR (Rajwar+) by 18% (details in paper)

Fall 2016

Conclusion

- ◆ Critical sections limit scalability
- ◆ Accelerate critical sections with a powerful core
- ◆ ACS reduces average execution time by:

 - 34% compared to an equal-area SCMP
 23% compared to an equal-area ACMP
- ◆ ACS improves scalability of 7 of the 12 workloads

Fall 2016 Lec.20 - Slide 49