# Department of Electrical and Computer Engineering University of Wisconsin–Madison

 $\mathbf{ECE}$  553: Testing and Testable Design of Digital Systems Fall 2009-2010

# Final Examination CLOSED BOOK

Kewal K. Saluja

Date: December 17, 2009

Place: Room 3444 Engineering Hall

Time: 10:05 AM - 12:05 PM

Duration: 120 minutes

PROBLEM	TOPIC	POINTS	SCORE
1	Test Economics	8	
2	Modeling and Test Definition	8	
3	Test Generation	15	
4	Testability Analysis	10	
5	Memory Test	<b>10</b>	
6	Full scan	<b>(15)</b>	
7	Pseudo-exhaustive test	<b>12</b> )	
8	BIST	<b>(12)</b>	
9	Boundary Scan	10	
TOTAL		100	

Name:	(Please Print in Capitals)
Last Name:	
First Name:	

1

Show your work carefully for both full and partial credit.

You will be given credit only for what appears on your exam. Use extra sheets if you need more space to write

### 1. (8 points) Test Economics

Yield equation used by a fab house is different from those we discussed in class and is given below:

$$Y = [1 + a(1 - e^{-cf})]^{-b}$$

In this equation a, b and c are process parameters and f is fault coverage.

(a) (4 points) For the process parameters a=1.8; b=0.7; c=2.8 and fault coverage f=90% determine the yield of the process.

(b) (4 points) The definition of yield is the ratio of devices that are tested good to the total number of devices fabricated. Note the devices that are found to be good after testing may include some bad devices in general. However, in the yield equation given above it is assumed that for the fault coverage of 100% the yield will be true yield containing no bad devices. Determine the defect level for the conditions given in part (a) assume that the test is such that it will never fail a good device. Note that defect level is defined as the ratio of potentially bad devices in a batch to the total devices tested good.

### 2. (8 points) Modeling the Test Definition

(a) (6 points) BDD representation of a circuit with three inputs, A, B, and C, and one output is given below in Figure 1.




Figure 1: BDD for fault detection.

- i. (2 points) Will the input A B C = 0.00 detect the fault A/1 (input A stuck-at-1) in the realization of the function represented by the above BDD? Explain your answer briefly in the space provided.
- ii. (2 points) Find all test vectors that will detect the fault B/1 (input B stuck at 1) in the circuit.
- (b) (3 points) A vector 0x1x detects a set of faults, say S, in a circuit with four inputs. If the vector 0x11 is simulated on the circuit, will it detect all the faults in S, or will it detect more faults or fewer faults than those in S? Explain your answer.

#### 3. (15 points) Test Generation

Consider the circuit given in Figure 2.




Figure 2: PODEM based test generation.

A test is to be generated for the fault  $line\ 16\ stuck-at\ 0$  using a PODEM like test generator. The assignment of PIs and the values to PIs follow the rules given below:

The PIs are chosen for assignment in the order  $3\ 5\ 4\ 2\ 1$ . Thus if at some stage PIs 3 and 5 have already been assigned values, then the next PI chosen for assigning a value is PI 4.

When a back track occurs, always the complimentary value is tried

#### A 1 is assigned before a 0

(a) (10 points) I have completed the first assignment and its implications. Complete the remaining test generation process.

Objective	Decision	Implication	D-frontier	Comments
16 = 1	3 = 1	6 = 0	-	Fault excited,
		7,9,11,12,13,17 = 1		test not possible
		16 = D		backtrack

(b) (3 points) Draw the decision tree for the above test generation.

(c) (2 points) What is the generated test?

## 4. (10 points) Testability Analysis

For the circuit in Figure 3, compute the SCOAP controllability and observability values for each line listed in the table below. I have assigned the CC values to the PIs and CO values to the POs.




Figure 3: Testability analysis values

Line #	CC0	CC1	СО	Line #	CC0	CC1	СО
1	40	35		6			
2	23	50		7			
3	11	42		8			10
4	21	10		9			15
5							

## 5. (10 points) Memory testing

A MATS+ test for an n-bit RAM consists of three march elements M1, M2 and M3. The test algorithm is:

$$\begin{cases}
\uparrow (w1); & \uparrow (r1, w0); & \downarrow (r0, w1) \} \\
M1 & M2 & M3
\end{cases}$$

While answering the following, identify the march element, the value of i, and the operation. If a fault is not excited or detected by this test, then indicate so.

- (a) (2 points) Consider the fault: cell 27 stuck-at 0.
  - i. (1 points) When is this fault excited?
  - ii. (1 points) When is this fault detected?
- (b) (4 points) Consider a toggle fault between cell 73 and cell 50 such that any transition (up or down) in cell 73 causes the contents of cell 50 to change (complement) its value. Can the above march test detect this fault? If yes in what step and how and if not why not.
- (c) (4 points) Consider a toggle fault between cell 35 and cell 150 such that a transition (up or down) in cell 35 causes the contents of cell 150 to change (complement) its value.
  - i. (2 points) When is this fault excited?
  - ii. (2 points) When is this fault detected?

## 6. (15 points) Full Scan

Block diagram level description of an embedded circuit is shown in Figure 4. The R's are registers consisting of flip-flops, and CL's are combinational logic blocks. A scan path, to test the combinational logic blocks shown in the figure, is also identified. The number of inputs and outputs of each combinational block are also shown in the figure.




Figure 4: Circuit with Full Scan.

Now answer the following:

- (a) (1 points) How many scan clocks will it take to scan-in one test vector for testing the combinational block CL1.
- (b) (1 points) How many scan clocks will it take to scan-in one test vector for testing the complete circuit (all three combinational blocks.)

- (c) (1 points) How many scan clocks will it take to scan-out the results of one test vector applied to the combinational block CL3.
- (d) (1 points) How many scan clocks will it take to scan-out the results of one test vector applied to the complete circuit.
- (e) (4 points) Assuming that the number of tests to test each combinational block are 30, determine the total number of clocks (scan clocks and system clocks) required to apply all tests using scan testing. You must include a brief explanation for your answer.

(f) (7 points) Now assume that the number of tests required to test CL1 is 100 while CL2 and CL3 can be tested using only 30 test vectors each. Devise a scan based test strategy to completely test this circuit in as few clock cycles as possible. List the number of clock cycles required to test the circuit using your strategy.

#### 7. (12 points) Pseudo-exhaustive testing

Consider the combinational circuit shown in Figure 5




Figure 5: Circuit for pseudo-exhaustive testing.

- (a) (2 points) What is the size of exhaustive test to test this circuit.
- (b) (3 points) What is the size of minimum pseudo-exhaustive test to test this circuit using partitions consisting of cones behind the outputs F1 and F2 (note that these cones are NOT shown in the figure).
- (c) (7 points) Derive a minimum pseudo-exhaustive test set using sensitized partitioning for the circuit partitions shown in the figure. For your convenience the exhaustive test for the partition F1 with inputs A, B, C is already shown in the table below.

Α	В	С	D	Ε	G1	G2	F1	F2
0	0	0					0	
0	0	1					0	
0	1	0					0	
0	1	1					1	
1	0	0					0	
1	0	1					0	
1	1	0					1	
1	1	1					1	

# 8. (12 points) BIST

(a) (4 points) Consider the characteristic polynomial given below and answer each of the following questions.

$$F(x) = x^5 + x^2 + x + 1$$

i. (3 points) Give the standard (external EOR) LFSR realization of this polynomial.

ii. (3 points) Give the modular (internal EOR) LFSR realization of this polynomial.

(b) (3 points) Does the polynomial  $x^2 + x + 1$  divide the polynomial  $x^9 + x^6 + x + 1$ ? Show your work and write the quotient and the remainder.

(c) (3 points) Consider the companion matrix of some 3-bit LFSR given below. Find its characteristic polynomial.

$$\begin{bmatrix} X_0(t+1) \\ X_1(t+1) \\ X_2(t+1) \end{bmatrix} = \begin{bmatrix} 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 1 \end{bmatrix} \begin{bmatrix} X_0(t) \\ X_1(t) \\ X_2(t) \end{bmatrix}$$

9. (10 points) Boundary scan and general problems
(a) (3 points) Name the five IEEE 1149.1 (Boundary Scan Standard) interface signals?
(b) (3 points) Describe the function of any two of these IEEE 1149.1 interface signals?
(c) (2 points) Why does boundary scan standard insist on having its own clock signal instead of using the system clock signal that may already be available.

(d) (2 points) Two of the required "test data registers" in boundary scan are "boundary scan register" and "bypass register". However, there is no limit on "optional test data registers". Suggest two possible "optional test data registers" that may be useful and suggest their usefulness.