

name	opcode (dec)	Optional addressing methods for 1-st operand (source)	Optional addressing methods for 2-nd operand (destination)	
cmp	1	0, 1, 2, 3	0, 1, 2, 3	

Number of additional words and their meaning:

Addressing method:			
0 immediate addressing (integer)	1 direct addressing (label)	2 matrix access addressing (matrix)	3 direct register addressing (register)
1 bits 2..9 : integer bits 0..1 : A,R,E	1 bits 2..9 : address bits 0..1 : A,R,E	2 1-st word: address of matrix start 2-nd word: bits 6..9: row index bits 2..5: column index	1 if only destination is register : bits 2..5 will contain register value if only source is register : bits 6..9 contain source register value if both are registers: bits 2..5 contain source and 6..9 destination bits 0..1 : A,R,E

	source				
		0 immediate addressing (integer value)	1 direct addressing (label)	2 matrix access addressing (matrix)	3 direct register addressing (register)
destination	0 immediate addressing (integer value)	2 (1src+1dst) src: bits 2..9 : integer bits 0..1 : A,R,E dst: bits 2..9 : integer bits 0..1 : A,R,E	2 (1src+1dst) src: bits 2..9 : address bits 0..1 : A,R,E dst: bits 2..9 : integer bits 0..1 : A,R,E	3 (2src+1dst) src: 1-st word: address of matrix start bits 0..1 : A,R,E? 2-nd word: bits 6..9: row index bits 2..5: column index bits 0..1 : A,R,E dst: bits 2..9 : integer bits 0..1 : A,R,E	2 (1src+1dst) src: bits 6..9 contain source register value bits 0..1 : A,R,E dst: bits 2..9 : integer bits 0..1 : A,R,E
	1 direct addressing (label)	2 (1src+1dst) src: bits 2..9 : integer bits 0..1 : A,R,E dst: bits 2..9 : address bits 0..1 : A,R,E	2 (1src+1dst) src: bits 2..9 : address bits 0..1 : A,R,E dst: bits 2..9 : address bits 0..1 : A,R,E	3 (2src+1dst) src: 1-st word: address of matrix start bits 0..1 : A,R,E? 2-nd word: bits 6..9: row index bits 2..5: column index bits 0..1 : A,R,E dst: bits 2..9 : address bits 0..1 : A,R,E	2 (1src+1dst) src: bits 6..9 contain source register value bits 0..1 : A,R,E dst: bits 2..9 : address bits 0..1 : A,R,E
	2 matrix access addressing (matrix)	3 (1src+2dst) src: bits 2..9 : integer bits 0..1 : A,R,E dst: 1-st word: address of matrix start bits 0..1 : A,R,E? 2-nd word: bits 6..9: row index bits 2..5: column index bits 0..1 : A,R,E	3 (1src+2dst) src: bits 2..9 : address bits 0..1 : A,R,E dst: 1-st word: address of matrix start bits 0..1 : A,R,E? 2-nd word: bits 6..9: row index bits 2..5: column index bits 0..1 : A,R,E	4 (2src+2dst) 2 words for src and 2 words for dest. 1-st word: address of matrix start bits 0..1 : A,R,E? 2-nd word: bits 6..9: row index bits 2..5: column index bits 0..1 : A,R,E	3 (1src+2dst) src: bits 6..9 contain source register value bits 0..1 : A,R,E dst: 1-st word: address of matrix start bits 0..1 : A,R,E? 2-nd word: bits 6..9: row index bits 2..5: column index bits 0..1 : A,R,E
	3 direct register addressing (register)	2 (1src+1dst) src: bits 2..9 : integer bits 0..1 : A,R,E dst: bits 2..5 will contain register value; bits 0..1 : A,R,E	2 (1src+1dst) src: bits 2..9 : address bits 0..1 : A,R,E dst: bits 2..5 will contain register value; bits 0..1 : A,R,E	3 (2src+1dst) src: 1-st word: address of matrix start bits 0..1 : A,R,E? 2-nd word: bits 6..9: row index bits 2..5: column index bits 0..1 : A,R,E dst: bits 2..5 will contain register value; bits 0..1 :	1 (src+dst) src + dst: registers: bits 2..5 contain source and 6..9 destination bits 0..1 : A,R,E

				A,R,E	
--	--	--	--	-------	--

Number of additional words
and their meaning:

	source				
		0 immediate addressing	1 direct addressing	2 matrix access addressing	3 direct register addressing
destination	0 immediate addressing	2 2 x (8 bits integer + bits 0,1 : ARE)			
	1 direct addressing		2 2x(label addresses)		
	2 matrix access addressing			4	
	3 direct register addressing				