

target - Device Configuration Tool - STM32CubeIDE

File Edit Navigate Search Project Run Window Help

Project Explorer

001test

003add

004avg

005LED_ON

006MAKING_LED_GLOW

007making_led_on

008keypad interfacing

all_led_toggle

flash_write

HELLOWORLD

helloworld_semicasting

ISR

led toggle using struct

MY_TASK

Binaries

Includes

Core

Drivers

Debug

Middlewares

MY_TASK.ioc [Code Generation is requi

STM32F407VGTX_FLASH.Id

STM32F407VGTX_RAM.Id

pin read

Sizeof

test_timer5

Usart3_interrupt

main.c

MY_FLASH.h

MY_FLASH.c

main.c

MY_TASK.ioc

Pinout & Configuration

Clock Configuration

Project Manager

Tools

Software Packs

Pinout

Categories

A->Z

System Core

Analog

Timers

Connectivity

CAN1

CAN2

ETH

FSMC

I2C1

I2C2

I2C3

SDIO

SPI1

SPI2

SPI3

UART4

UART5

USART1

USART2

USART3

USART6

USB_OTG_FS

USB_OTG_HS

Multimedia

SPI2 Mode and Configuration

Mode

Mode Full-Duplex Master

Hardware NSS Signal Disable

Configuration

Reset Configuration

NVIC Settings

DMA Settings

GPIO Settings

Parameter Settings

User Constants

Search Signals

Search (Ctrl+F)

Pin Name	Signal on Pin	GPIO output I...	GPIO mode
PB13	SPI2_SCK	n/a	Alternate Fun...
PB14	SPI2_MISO	n/a	Alternate Fun...
PB15	SPI2_MOSI	n/a	Alternate Fun...

Pinout view

System view

STM32F407VGTX

LQFP100

PB13

PB14

PB15

PB12

GPIO_MDI

GPIO_MDO

GPIO_MCK

GPIO_MSD

Updates Available

Updates are available for your software. Click to review and install updates.

You will be reminded in 4 Hours.

Set reminder [preferences](#)

Type here to search

IDE

25°C

ENG

23:34

03-10-2021

Project Explorer

- 001test
- 003add
- 004avg
- 005LED_ON
- 006MAKING_LED_GLOW
- 007making_led_on
- 008keypad interfacing
- all_led_toggle
- flash_write
- HELLOWORLD
- helloworld_semicasting
- ISR
- led toggle using struct
- MY_TASK
 - Binaries
 - Includes
 - Core
 - Inc
 - Src
 - main.c
 - MY_FLASH.c
 - stm32f4xx_hal_msp.c
 - stm32f4xx_it.c
 - syscalls.c
 - sysmem.c
 - system_stm32f4xx.c
 - Startup
 - Drivers
 - Debug
 - Middlewares
 - MY_TASK.ioc [Code Generation is required]
 - STM32F407VGTX_FLASH.ld
 - STM32F407VGTX_RAM.ld
- pin read
- Sizeof
- test_timer5
- Usart3_interrupt

main.c

MY_FLASH.h

MY_FLASH.c

MY_TASK.ioc

Pinout & Configuration

Clock Configuration

Project Manager

Tools

Software Packs

Pinout

Pinout view

System view

Categories

A-Z

System Core

Analog

Timers

- RTC
- TIM1
- TIM2
- TIM3
- TIM4
- TIM5**
- TIM6
- TIM7
- TIM8
- TIM9
- TIM10
- TIM11
- TIM12
- TIM13
- TIM14

Connectivity

Multimedia

Security

Computing

TIM5 Mode and Configuration

Mode

Slave Mode

Disable

Trigger Source

Disable

Internal Clock

Channel1

Disable

Channel2

Disable

Channel3

Disable

Channel4

Disable

Combined Channels

Disable

XOR activation

One Pulse Mode

Configuration

Reset Configuration

NVIC Settings

DMA Settings

Parameter Settings

User Constants

Configure the below parameters :

Search (Ctrl+F)

Counter Settings

Prescaler (PSC - 16 ... 64000

Counter Mode

Up

Counter Period (Auto.. 4294967295

Internal Clock Divisio... No Division

auto-reload preload

Disable

Trigger Output (TRGO) Pa...

64MHz/64000=1Khz~1ms

Maximum count=1ms*2^32

Pinout view

System view

STM32F407VGTX LQFP100

Bookmarks

- Table 1. Device summary
- 1 Introduction
- 2 Description
- 3 Pinouts and pin description
 - Table 6. Legend/abbreviations used in the pinout table
 - Table 7. STM32F40xxx pin and ball definitions
 - Table 8. FSMC pin definition
 - Table 9. Alternate function mapping
- 4 Memory mapping
- 5 Electrical characteristics
- 6 Package information
- 7 Ordering information
- Appendix A Application block diagrams
- 8 Revision history



DS8626 Rev 9

63/203

Table 9. Alternate function mapping (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
	SYS	TIM1/2	TIM3/4/5	TIM8/9/10/11	I2C1/2/3	SPI1/SPI2/I2S2/I2S2ext	SPI3/I2Sext/I2S3	USART1/2/3/I2S3ext	UART4/5/USART6	CAN1/2/TIM12/13/14	OTG_FS/OTG_HS	ETH	FSMC/SDIO/OTG_FS	DCMI		
PB0	-	TIM1_CH2N	TIM3_CH3	TIM8_CH2N	-	-	-	-	-	-	OTG_HS_ULPI_D1	ETH_MII_RXD2	-	-	-	EVENTOUT
PB1	-	TIM1_CH3N	TIM3_CH4	TIM8_CH3N	-	-	-	-	-	-	OTG_HS_ULPI_D2	ETH_MII_RXD3	-	-	-	EVENTOUT
PB2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	EVENTOUT
PB3	-JTDI/TRACES_WO	TIM2_CH2	-	-	-	SPI1_SCK	SPI3_SCK/I2S3_SCK	-	-	-	-	-	-	-	-	EVENTOUT
PB4	NTRST	-	TIM3_CH1	-	-	SPI1_MISO	SPI3_MISO/I2S3_SD	I2S3ext_SD	-	-	-	-	-	-	-	EVENTOUT
PB5	-	-	TIM3_CH2	-	I2C1_SMB_A	SPI1_MOSI	SPI3_MOSI/I2S3_SD	-	-	CAN2_RX	OTG_HS_ULPI_D7	ETH_PPS_OUT	-	DCMI_D10	-	EVENTOUT
PB6	-	-	TIM4_CH1	-	I2C1_SCL	-	-	USART1_TX	-	CAN2_TX	-	-	-	DCMI_D5	-	EVENTOUT
PB7	-	-	TIM4_CH2	-	I2C1_SDA	-	-	USART1_RX	-	-	-	-	FSMC_NL	DCMI_VSYN_C	-	EVENTOUT
PB8	-	-	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-	-	-	CAN1_RX	-	ETH_MII_TXD3	SDIO_D4	DCMI_D6	-	EVENTOUT
PB9	-	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	SPI2_NSS/I2S2_WS	-	-	-	CAN1_TX	-	-	SDIO_D5	DCMI_D7	-	EVENTOUT
PB10	-	TIM2_CH3	-	-	I2C2_SCL	SPI2_SCK/I2S2_SCK	-	USART3_TX	-	-	OTG_HS_ULPI_D3	ETH_MII_RX_ER	-	-	-	EVENTOUT
PB11	-	TIM2_CH4	-	-	I2C2_SDA	-	-	USART3_RX	-	-	OTG_HS_ULPI_D4	ETH_MII_TX_EN ETH_RMII_TX_EN	-	-	-	EVENTOUT
PB12	-	TIM1_BKIN	-	-	I2C2_SMB_A	SPI2_NSS/I2S2_WS	-	USART3_SCK	-	CAN2_RX	OTG_HS_ULPI_D5	ETH_MII_TXD0 ETH_RMII_TXD0	OTG_HS_ID	-	-	EVENTOUT
PB13	-	TIM1_CH1N	-	-	-	SPI2_SCK/I2S2_SCK	-	USART3_CT3	-	CAN2_TX	OTG_HS_ULPI_D6	ETH_MII_TXD1 ETH_RMII_TXD1	-	-	-	EVENTOUT
PB14	-	TIM1_CH2N	-	TIM5_CH2N	-	SPI2_MISO	I2S2ext_SD	USART3_RTS	-	TIM12_CH1	-	-	OTG_HS_DM	-	-	EVENTOUT
PB15	RTC_REFIN	TIM1_CH3N	-	TIM5_CH3N	-	SPI2_MOSI/I2S2_SD	-	-	-	TIM12_CH2	-	-	OTG_HS_DP	-	-	EVENTOUT

Alternate function mode=5

STM32f4Discovery:
I am using SPI2 here
to communicate with
NAND flash

STM32F405xx, STM32F407xx

Pinouts and pin description

Bookmarks

- 1 Documentation conventions
 - 1.1 List of abbreviations for registers
 - 1.2 Glossary
 - 1.3 Peripheral availability
- 2 Memory and bus architecture
 - 2.1 System architecture
 - 2.2 Memory organization
 - 2.3 Memory map
 - 2.4 Boot configuration
 - Embedded bootloader
 - Physical remap in STM32F405xx/07xx and STM32F415xx/17xx
 - Physical remap in STM32F42xxx and STM32F43xxx
- 3 Embedded Flash memory interface**
 - 3.1 Introduction
 - 3.2 Main features
 - 3.3 Embedded Flash memory in STM32F405xx/07xx and STM32F415xx/17xx
 - 3.4 Embedded Flash memory in STM32F42xxx and STM32F43xxx
 - 3.5 Read interface
 - 3.6 Erase and program operations
 - 3.7 Option bytes
 - 3.8 One-time programmable bytes
 - 3.9 Flash interface registers
- 4 CRC calculation unit
- 5 Power controller (PWR)
- 6 Reset and clock control for STM32F42xxx and STM32F43xxx (RCC)
- 7 Reset and clock control for STM32F405xx/07xx and STM32F415xx/17xx(RCC)

RM0090

Embedded Flash memory interface

Table 5. Flash module organization (STM32F40x and STM32F41x)

Block	Name	Block base addresses	Size
Main memory	Sector 0	0x0800 0000 - 0x0800 3FFF	16 Kbytes
	Sector 1	0x0800 4000 - 0x0800 7FFF	16 Kbytes
	Sector 2	0x0800 8000 - 0x0800 BFFF	16 Kbytes
	Sector 3	0x0800 C000 - 0x0800 FFFF	16 Kbytes
	Sector 4	0x0801 0000 - 0x0801 FFFF	64 Kbytes
	Sector 5	0x0802 0000 - 0x0803 FFFF	128 Kbytes
	Sector 6	0x0804 0000 - 0x0805 FFFF	128 Kbytes
	Sector 11	0x080E 0000 - 0x080F FFFF	128 Kbytes
	System memory	0x1FFF 0000 - 0x1FFF 77FF	30 Kbytes
	OTP area	0x1FFF 7800 - 0x1FFF 7A0F	528 bytes
	Option bytes	0x1FFF C000 - 0x1FFF C00F	16 bytes

I am using this sector of flash memory of stm32f4discovery board to store the address of LAST NAND FLASH memory wher i have written the SENSOR DATA

IDE target - flash_write/Core/Src/MY_FLASH.c - STM32CubeIDE

File Edit Source Refactor Navigate Search Project Run Window Help

Project Explorer

- > 001test
- > 003add
- > 004avg
- > 005LED_ON
- > 006MAKING_LED_GLOW
- > 007making_led_on
- > 008keypad interfacing
- > all_led_toggle
- > flash_write
 - > Binaries
 - > Includes
 - > Core
 - > Inc
 - > main.h
 - > MY_FLASH.h
 - > stm32f4xx_hal_conf.h
 - > stm32f4xx_it.h
 - > Src
 - > main.c
 - > MY_FLASH.c
 - > stm32f4xx_hal_msp.c
 - > stm32f4xx_it.c
 - > syscalls.c
 - > system.c
 - > system_stm32f4xx.c
 - > Startup
 - > Drivers
 - > Debug
 - > Middlewares
 - flash_write.ioc
 - STM32F407VGTX_FLASH.ld
 - STM32F407VGTX_RAM.ld
 - > HELLOWORLD
 - > helloworld_semicasting
 - > ISR
 - > led_toggle_using_struct
 - > pin_read
 - > Sizeof
 - > UART2_interrupt

Added by me

flash_write.ioc main.c stm32f4xx_hal.h main.h MY_FLASH.h MY_FLASH.c

```
1 /*
2  * MY_FLASH.c
3  *
4  * Created on: Oct 3, 2021
5  * Author: HP
6  */
7
8
9 /*
10 Library:          STM32F40x Internal FLASH read/write
11 Written by:       Mohamed Yaqoob (MYaqoobEmbedded YouTube Channel)
12 Last modified:    15/03/2019
13 Description:
14
15                 MY_FLASH library implements the following basic functionalities
16                 - Set sectors address
17                 - Flash Sector Erase
18                 - Flash Write
19                 - Flash Read
20
21 * Copyright (C) 2019 - M. Yaqoob
22 This is a free software under the GNU license, you can redistribute it and/or modify it under the terms
23 of the GNU General Public License version 3 as published by the Free Software Foundation.
24
25 This software library is shared with public for educational purposes, without WARRANTY and Author is not liable for any damages caused directly
26 or indirectly by this software, read more about this on the GNU General Public License.
27 */
28 #include "MY_FLASH.h"
29
30 //Private variables
31 //1. sector start address
```

Console

CDT Build Console [flash_write]

Finished building: flash_write.list

09:41:23 Build Finished. 0 errors, 0 warnings. (took 3s.360ms)

03-10-2021


```
target - MY_TASK/Core/Src/main.c - STM32CubeIDE
File Edit Source Refactor Navigate Search Project Run Window Help

Project Explorer
> 001test
> 003add
> 004avg
> 005LED_ON
> 006MAKING_LED_GLOW
> 007making_led_on
> 008keypad interfacing
> all_led_toggle
> flash_write
  > Binaries
  > Includes
  > Core
    > Inc
    > Src
      > main.c
      > MY_FLASH.c
      > stm32f4xx_hal_msp.c
      > stm32f4xx_it.c
      > syscalls.c
      > sysmem.c
      > system_stm32f4xx.c
    > Startup
    > Drivers
    > Debug
    > Middlewares
      > flash_write.ioc
      > STM32F407VGTX_FLASH.ld
      > STM32F407VGTX_RAM.ld
    > HELLOWORLD
    > helloworld_semicasting
    > ISR
    > led toggle using struct
  > MY_TASK
    > Binaries
    > Includes
    > Core
      > Inc
      > Src

MY_TASK.ioc
34 /* USER CODE BEGIN PD */
35 /* USER CODE END PD */
36
37 /* Private macro -----
38 /* USER CODE BEGIN PM */
39
40 /* USER CODE END PM */
41
42 /* Private variables -----
43 SPI_HandleTypeDef hspi2;
44
45 TIM_HandleTypeDef htim5;
46
47 /* USER CODE BEGIN PV */
48 //MT29F1G01AAADD instructions
49 const uint8_t WRITE_ENABLE=0x06;
50 /* USER CODE END PV */
51
52 /* Private function prototypes -----
53 void SystemClock_Config(void);
54 static void MX_GPIO_Init(void);
55 static void MX_SPI2_Init(void);
56 static void MX_TIM5_Init(void);
57 /* USER CODE BEGIN PFP */
58
59 /* USER CODE END PFP */
60
61 /* Private user code -----
62 /* USER CODE BEGIN 0 */
63 uint8_t Sensor_Data[300]; //I am assumin
64 int latest_Nand_flash_addr; //I am assuming in
65 int timer_val;
66 /* USER CODE END 0 */
67
68 /**
69 * @brief The application entry point.
70 * @retval int
71 */
72 int main(void)
73 {
74 /* USER CODE BEGIN 1 */
75
76 /* USER CODE END 1 */
```

MT29F1G01AAADDH4-IT_D-Micron-datasheet-11572380.pdf - Adobe Reader

File Edit View Window Help

Open 13 / 43 69%

Tools Fill & Sign Comment

Micron Confidential and Proprietary Advance

1Gb x1: SPI NAND Flash Memory
SPI NAND Command Definitions

SPI NAND Command Definitions


Table 3: SPI NAND Command Set

Command	Op Code	Address Bytes	Dummy Bytes	Data Bytes	Comments
BLOCK ERASE	D8h	3	0	0	Block erase
GET FEATURE	0Fh	1	0	1	Get features
PAGE READ	13h	3	0	0	Array read
PROGRAM EXECUTE	10h	3	0	0	Enter block/page address, no data, execute
PROGRAM LOAD RANDOM DATA	02h	2	0	1 to 2112	Load program data—2kB MAX
PROGRAM LOAD	84h	2	0	1 to 2112	Enter cache address/data
READ FROM CACHE	03h, 0Bh	2	1	1 to 2112	Output cache data at addr
READ FROM CACHE x2	3Bh	2	1	1 to 2112	Output cache data on SI and SO
READ FROM CACHE x4	6Bh	2	1	1 to 2112	Output cache data on SI, SO, WP#, HOLD#
READ ID	9Fh	0	1	2	Read device ID
RESET	FFh	0	0	0	Reset the device
SET FEATURE	1Fh	1	0	1	Set features
WRITE DISABLE	04h	0	0	0	
WRITE ENABLE	06h	0	0	0	

Enabling WRITE by 06h

Micron Confidential and Proprietary Advance

1Gb x1: SPI NAND Flash Memory
SPI NAND Command Definitions



USER_DATA

Table 11: ECC Protection

Max Byte Address	Min Byte Address	ECC Protected	Area	Description
1FFh	000h	Yes	Main 0	User data 0
3FFh	200h	Yes	Main 1	User data 1
5FFh	400h	Yes	Main 2	User data 2
7FFh	600h	Yes	Main 3	User data 3
801h	800h	No		Reserved (bad block data)
803h	802h	No		User meta data II
807h	804h	Yes	Spare 0	User meta data I
80Fh	808h	Yes	Spare 0	ECC for main/spare 0
811h	810h	No		Reserved
813h	812h	No		User meta data II
817h	814h	Yes	Spare 1	User meta data I
81Fh	818h	Yes	Spare 1	ECC for main/spare 1
821h	820h	No		Reserved
823h	822h	No		User meta data II
827h	824h	Yes	Spare 2	User meta data I
82Fh	828h	Yes	Spare 2	ECC for main/spare 2
831h	830h	No		Reserved
833h	832h	No		User meta data II
837h	834h	Yes	Spare 3	User meta data I
83Fh	838h	Yes	Spare 3	ECC for main/spare 3

BAD BLOCK

Table 12: ECC Status

Bit 1	Bit 0	Description
0	0	No errors
0	1	1- to 4-bit error detected and corrected
1	0	Bit errors greater than four bits detected and not corrected

Sign In

Export PDF

Create PDF

Edit PDF

Combine PDF

Send Files

Store Files

Acrobat.com




Store and access PDF and other documents from multiple devices.

[Learn More](#)


Save

[Open Acrobat.com Files](#)



ECC Protection

ECC_Enable Procedure

The serial device offers data corruption protection by offering 4-bit internal ECC. READs and PROGRAMs with internal ECC can be enabled or disabled by setting the ECC bit in the OTP register. ECC is enabled after device power up, so the default READ and PROGRAM commands operate with internal ECC in the "active" state.

To enable/disable ECC, perform the following command sequence:

- Issue the SET FEATURES register write (1Fh).
- Issue the OTP feature address (B0h).
- Then:
 - To enable ECC Set Bit 4, ECC Enable, to 1.
 - To disable ECC Clear Bit 4, ECC Enable, to 0.

During a PROGRAM operation, the device calculates an ECC code on the 2k page in the cache register, before the page is written to the NAND Flash array. The ECC code is stored in the spare area of the page.

During a READ operation, the page data is read from the array to the cache register, where the ECC code is calculated and compared with the ECC code value read from the array. If a 1- to 4-bit error is detected, the error is corrected in the cache register. Only corrected data is output on the I/O bus. The ECC status bit indicates whether or not the error correction was successful. The ECC Protection table below shows the ECC protection scheme used throughout a page.

With internal ECC, the user must accommodate the following:

- Spare area definitions provided in the ECC Protection table below.
- WRITEs to ECC are supported for main and spare areas 0, and 1. WRITEs to the ECC area are prohibited (see the ECC Protection table below).
- When using partial-page programming, the following conditions must both be met:
 - In the main user area and in user meta data area I, single partial-page programming operations must be used (see the ECC Protection table below).
 - Within a page, the user can perform a maximum of four partial-page programming operations.

ECC Protection

Sign In

► Export PDF

► Create PDF

► Edit PDF

► Combine PDF

► Send Files

▼ Store Files

Acrobat.com



Store and access PDF and other documents from multiple devices.

[Learn More](#)

Save

[Open Acrobat.com Files](#)