

trivalent impurities  $\rightarrow$  boron, gallium, indium, aluminum.

Pentavalent impurities: Arsenic, phosphorous, Antimony

$\rightarrow$  the gradient of charge concentration, in p & n type material help to diffuse the hole and electron.

$\rightarrow$  there is built in potential in the diode from n to p due to the depletion region.

$\rightarrow$  Under Equilibrium diffusion current setup electric field which lead to the drift current in opposite direction.


$\rightarrow$  the p-side is doped more than the n side the charge density in p side is more than the n type.

$\rightarrow$  the built in potential is given by formula

$$V_0 = V_T \ln \left[ \frac{N_A N_D}{n_i^2} \right]$$

$$V_T = \frac{kT}{q} = 26 \text{ mV}$$

$$n_i = 1.5 \times 10^{10} \text{ at } 300 \text{ K.}$$



$\rightarrow$  In forward bias the diffusion current is more than drift current


$\rightarrow$  In reverse bias the drift current is more than diffusion current. there are less minority carriers for drift current in reverse bias.

→ the diode equation is given by the formula

$$I_D = I_S \left( e^{\frac{V_D}{nV_T}} - 1 \right)$$

→  $I_s$  depends on  $\begin{cases} \text{area of diode} \\ \text{doping concentration.} \end{cases}$

\* first order model of diode


$$\rightarrow \text{Depletion region charge (Q)} \rightarrow A_0 \sqrt{2 \epsilon_{si} q \frac{N_A N_D}{N_A + N_D} (V_0 - V_D)} \rightarrow \text{Voltage of diode}$$
$$\rightarrow \text{Depletion region width } W_2 - W_1 \rightarrow \sqrt{\frac{2\epsilon_{si}}{q} \frac{N_A + N_D}{N_A N_D} (V_0 - V_0)}$$
$$\rightarrow \text{electric field } (E_j) = \sqrt{\frac{2q}{\epsilon_{si}} \frac{N_A N_D}{N_A + N_D} (V_0 - V_D)}$$

$V_0 \rightarrow$  Voltage across depletion layer.

$$\rightarrow \varepsilon_{s_i} = 11.5 \times \varepsilon_o$$
$$\rightarrow \frac{w_2}{-w_1} = \frac{N_A}{N_D}$$

$w_2 \rightarrow$  width of n type  
 $w_1 \rightarrow$  width of p type.

$$\rightarrow \text{Junction capacitance } (C_j) \rightarrow A_D \sqrt{\frac{\epsilon_{si} q V}{2} \left( \frac{N_A N_D}{N_A + N_D} \right)} (V_0 - V_b)^{-1}$$
$$\Rightarrow C_j = \frac{C_{j0}}{(1 - V_b/V_0)^m}$$

$C_{j0} \rightarrow$  capacitance under zero bias  
 $V \rightarrow$  abrupt diode

$\rightarrow m \rightarrow$  grading constant  $m = \begin{cases} \frac{1}{2} \rightarrow \text{abrupt diode} \\ \frac{1}{3} \rightarrow \text{linear or graded diode} \end{cases}$

$$\rightarrow C_{jo} = A_D \sqrt{\frac{\epsilon_{Si} q N_A N_D}{2 N_A + N_D} V_D^{-1}}$$

$A_D \rightarrow$  Area of diode.

$A_D \rightarrow$  Area of diode.

$\rightarrow$  Equation  $C_j$  is valid for abrupt diode. where transition

from P to N material is instantaneously

## Large Signal depletion-region capacitance

- junction capacitance is voltage dependent
- In digital circuit voltage is moved rapidly wide range under this circumstance it is attractive to replace voltage dependent non-linear  $C_j$  with linear capacitance  $C_{eq}$

$$C_{eq} = \frac{Q_i}{V_0} = \frac{Q_i(V_{high}) - Q_i(V_{low})}{V_{high} - V_{low}} = K_{ej} \times C_{j0}$$


## Temperature dependence of diode.

- the break down voltage increase with temperature
- the reverse saturation current double for every  $10^\circ\text{C}$  increase in temperature

$$I_s(T_2) = I_s(T_1) \times 2^{(T_2 - T_1)/10}$$

- cut in voltage ( $V_T$ ) decrease with increase in temperature.


$$\frac{dV}{dT} = -2.5 \text{ mV}/^\circ\text{C}$$



## \* diode capacitance.

### Transition capacitance $C_T$

- during forward bias width decrease &  $C_T$  increase & converse is true for reverse biased.



### Diffusion capacitance.

- Diffusion capacitance is predominant in forward bias.
- $C_D = \frac{dQ}{dV}$  → the change in the number of minority carrier with change in the voltage.
- it is in the range of  $10-200 \mu\text{F}$  in forward bias
- It effect the switching time of the diode the switching time constant of the diode equal to  $\tau_d \times C_D$  where  $\tau_d$  is dynamic forward resistance

# Mosfet

- Consider  $V_{GS} = 0$  &  $V_S = 0$   $V_D = 0$   $V_B = 0$ . It can be modelled as connection of two diode back to back. these act as extremely high resistance between source to drain
- the positive voltage is applied to gate with respect to Body. this act as Parallel plate capacitor
- the positive charge on the gate repel the holes in the body which create the depletion region.
- the width of depletion region  $W_d = \sqrt{\frac{2 \epsilon_{Si} V_0}{q N_A}}$   $N_A \rightarrow$  Substrate doping
- the charge on depletion layer  $Q_d = \sqrt{2 q N_A \epsilon_{Si} V_0}$   $V_0 \rightarrow$  Voltage of depletion region.
- As the gate voltage is increase, the potential on the silicon surface reach. critical Value. It is inverted to n type material. this is called strong inversion. it occurs at a Voltage Equal to twice the Fermi potential.

$$V_F = -V_T \ln\left(\frac{N_A}{n_i}\right)$$

- further increase in Voltage doesn't increase the depletion region but it increase the current in depletion region.
- In strong inversion the charge stored is given by formula.

$$Q_{Bo} = \sqrt{2 q N_A \epsilon_{Si} (|-2V_F + V_{SB}|)} \quad V_{SB} \rightarrow \text{Voltage across source Body}$$

- The value of  $V_{GS}$  where strong inversion occur is called  $V_T$

- $V_T$  is is function of

- ↳ difference in work function between gate & substrate
- ↳ oxide thickness,  $\phi_n$  positivities trapped between channel & gate
- ↳  $\phi_{oxide}$
- ↳ Fermi Voltage

$$V_T = V_{T0} + \gamma \left( \sqrt{|-2V_F + V_{SB}|} - \sqrt{|-2V_F|} \right)$$

$V_F \rightarrow$  surface potential

$V_{T0} \Rightarrow V_T$  for  $V_{SB} = 0$

$\gamma \Rightarrow$  Body effect co-efficient.

