

Pro Tip :

whenever you write any Verilog code, think of what hardware it maps too. Keep this in your mind!

Design Lectures of Prof. Indranil Sengupta on Hardware Modelling using Verilog
(<https://archive.nptel.ac.in/courses/106/105/106105165/>)

- Here lecture no: 14 & 28 is very very important, one should know what exactly the RTL code maps to on hardware and vice versa.

Once you complete this lecture, take any RTL code and try designing its hardware on a paper.

After this you should be master in :

1. Knowing what writing style of hardware maps to what hardware. (One change in the RTL can make a difference between a latch or a flop) [Lec no.: 14]
2. Knowing if the code is synthesizable or not! [Lec no.: 28]
3. blocking, non-blocking (solve questions on this) [Lec no.: 17,18 & 19]
4. Converting any problem statement to its FSM diagram and writing FSM based RTL code for the same. [Lec no.: 23, 24]

BOOK:

Verilog HDL by Samir Palnitkar

<https://drive.google.com/file/d/18uK-OYk1BFzEpYdq0BbBhHw6987hy8M-/view?usp=sharing>