
cpu
instr_reg[2]
FDRE
C
CE
D
Q
register_file
Q[31:0]
cmd_addr_reg[23:0]
ram_reg_0_i_27
ram_reg_0_i_26
ram_reg_0_i_25
ram_reg_0_i_24
cmd_addr_reg[19]_i_2
cmd_addr_reg[23]_i_4
instr_reg[31]_i_4
CARRY4
ram_reg_0_i_23
LUT5
instr[25]_i_1
LUT6
regs_reg_r1_0_31_0_5_i_37
regs_reg_r1_0_31_0_5_i_12
regs_reg_r1_0_31_0_5_i_2
FSM_sequential_state[2]_i_3
LUT4
instr_reg[n]
regs_reg_r1_0_31_0_5_i_31
ram_reg_0_i_44
regs_reg_r2_0_31_0_5
RAMA_D1
DIA[1:0]
CLK
WADR0
WADR1
WADR2
WADR3
WADR4
WADR5
WADR1
WADR2
WADR3
WADR4
WE
RAM32M
RegisterFile
Processor