
uart_tx_in
cpu
clk
clk_enable
mem_rbusy
mem_rdata[31:0]
reset_n
mem_addr[31:0]
mem_rstrb
mem_wdata[31:0]
mem_wmask[3:0]
Processor
ram
clk
clk_enable
mem_addr[31:0]
mem_rstrb
mem_wdata[31:0]
mem_wmask[3:0]
mem_rdata[31:0]
Memory
clockworks
clk
reset_button_n
clk_enable
reset_n
Clockworks
RESET
sysclk_p
sysclk_n
sysclk_buffer
IBUFDS
sysclk_bufg
BUFG
bus
clk
clk_enable
mem_addr[31:0]
mem_rstrb
mem_wdata[31:0]
ram_rdata[31:0]
reset_n
spiflash_eos
spiflash_rbusy
spiflash_rdata[31:0]
uart_ready
leds[7:0]
mem_rbusy
mem_rdata[31:0]
ram_rstrb
ram_wmask[3:0]
spiflash_rstrb
spiflash_word_addr[21:0]
uart_data[7:0]
uart_valid
IOBus
LEDS[7:0]
spiflash_access
CLK
GSR
GTS
KEYCLEARB
PACK
USRCCLKO
USRCCLKTS
USRDONEO
USRDONETS
CFGCLK
CFGMCLK
EOS
PREQ
STARTUPE2
spiflash
clk
rstrb
spi_miso
word_address[21:0]
rbusy
rdata[31:0]
spi_clk
spi_cs_n
spi_mosi
SPIFlash
spiflash_miso
spiflash_csn
spiflash_mosi
uart
clk
data[7:0]
reset_n
valid
ready
tx
UartTx
uart_rx_out