



## Nitish Kumar Gupta

Course: GATE Computer Science Engineering(CS)

☆ HOME

MY TEST

BOOKMARKS

8 MY PROFILE

PEPORTS

BUY PACKAGE


ASK AN EXPERT

**OFFER** 


EXCLUSIVE OFFER FOR OTS STUDENTS ONLY ON

**BOOK PACKAGES** 


## TOPICWISE: COMPUTER ORGANIZATION AND ARCHITECTURE-2 (GATE - 2019) - REPORTS




Q. 4



 $= \left\lfloor \frac{1216}{32} \right\rfloor = \left\lfloor 38 \right\rfloor = 38$ Now, block number 38 will mapped to line number 38 mod 32 = 6QUESTION ANALYTICS Q. 7 Consider a memory access to main memory takes 100 nsec and memory access to cache on cache hit takes 10 nsec. If 75% of processor's memory requests results in cache hit, then the average memory access time is \_\_\_\_\_\_ nsec. FAQ Solution Video Have any Doubt? 35 Your answer is Correct35 Solution: 35  $T_{avg} = H_C T_C + (1 - H_C)(T_M + T_C)$ = 0.75 (10) + (1 - 0.75)(100 + 10) = 7.5 + 0.25 (110)= 7.5 + 27.5= 35 nsec QUESTION ANALYTICS Q. 8 Consider a DRAM that must be given a refresh cycle 64 times per msec. Each refresh operation require 100 nsec and a memory cycle require 200 nsec. The percentage of the memory's total operating time must be given to refresh is \_\_\_\_\_\_. (Upto 2 decimal places) Solution Video Have any Doubt? 0.64 Correct Option Solution: 0.64 In 1 msec = 64 refreshment cycles The number of refreshment in 200 nsec  $= \frac{200 \times 10^{-9} \times 64}{10^{-3}}$ =  $12.8 \times 10^{-3}$  refreshments Total refreshment time in 200 nsec  $= 12.8 \times 10^{-3} \times 100 \text{ nsec}$ = 1.28 nsec So, percentage of memory's operating time must be  $= \left[\frac{1.28}{200}\right] \times 100$ = 0.64% III QUESTION ANALYTICS Q. 9 Consider a two level memory organization  $L_1$  (cache) has an accessing time of 10 nsec and main memory has accessing time 100 nsec. Assume the hit ratio read operation is 0.75 and 40% references are for write operation. The average access time for system (in nsec) if it uses write through technique FAQ Solution Video Have any Doubt? 59.5 Correct Option Solution: 59.5  $T_{average~(Read)} = Hit\% \times (Cache~Time) + (1 - Hit\%) \times (Cache + Main~Memory)$ = (0.75) (10) + (1 - 0.75) (10 + 100)= 7.5 + (0.25) (110)= 7.5 + 25= 32.5 nsec  $T_{average (Write)} = Main Memory Time$ = 100 nsec  $T_{average}$  = Frequency<sub>(Read)</sub> ×  $(T_{average (Read)})$  + Frequency<sub>(Write)</sub> ×  $(T_{average (Write)})$  = 0.60 (32.5) + 0.40 (100) = 19.5 + 40= 59.5 nsec III QUESTION ANALYTICS Q. 10 Consider a computer system has a main memory consisting of 1 M 16 bit words. It also has a 4 K-word cache organized in the block set associative manner, with 4 blocks per set and 64 words per block. What is the number of bits in each of the TAG, SET and word field of main memory address format? (Consider byte adderessable memory) Solution Video Have any Doubt? 11, 4, 6 bits Your answer is Wrong B 10, 5, 6 bits 10, 4, 7 bits Correct Option Solution:





```
second level cache to main memory is 40 cycles. If the average memory access time is 7.6 cycles then the hit time of second level cache is _
cycles. (Assume hit time of second level cache is two times of first level cache)
                                                                                             FAQ Solution Video Have any Doubt?
       5.142
                                                                                                                             Correct Option
  Solution:
  5.142
             T_{ave} = Hit time_{L1} + Miss rate_{L1} \times (Hit time_{L2} + (Miss rate_{L2} \times Miss penalty_{L2}))
       7.6 cycles = x + \frac{20}{100} \times \left(2x + \left(\frac{10}{20} \times 40\right)\right)
                     7.6 = x + 0.2(2x + 20)
                     7.6 = 1.4x + 4
                    1.4x = 7.6 - 4
                    1.4x = 3.6
                       x = \frac{3.6}{1.4}
                       x = 2.571
             Hit time<sub>L2</sub> = 2x
                          = 2 \times 2.571
                          = 5.142 cycles
  III QUESTION ANALYTICS
Q. 16
Consider a system employing interrupt driven I/O for a particular device that transfer data at an average of 8 KB/sec on a continuous basis. Consider
interrupt processing takes about 100 µsec i.e. time to jump to ISR, execute it and return to main program. The fraction of processor time consumed by this
I/O device if interrupts occur for every byte is _____. (Upto 2 decimal places)
                                                                                             FAQ Solution Video Have any Doubt?
       0.8 (0.80 - 0.82)
                                                                                                                             Correct Option
  Solution:
  0.8 (0.80 - 0.82)
                  Data transfer = 8 KB/sec
                            1 \sec = 8 \text{ KB}
                            ? \sec = 1 B
                                  =\frac{1}{8K}\sec
                                   = 0.125 \text{ msec} = 125 \mu \text{sec}
    Interrupt processing time = 100 µsec
    So percentage of processor time consumed by I/O device
                                  =\frac{100 \ \mu sec}{125 \ \mu sec}=0.8
                                   = 80%
 ILI QUESTION ANALYTICS
Q. 17
Consider a direct cache of size 64 bytes, with block size 16 bytes and main memory is divided into blocks of 16 bytes each i.e. block 0 has address 0 to 15
so on. Consider the following program that access memory in given sequence:
1. Access address 63 through 70
2. Loop (i) 15 through 32,
             (ii) 80 through 95
                Jump to Loop
If cache is organized as direct cache and loop is accessed 10 times, then the hit ratio is ____
(Assume line 0 contain address 0, 4, 8 etc. and line 1 contain address 1, 5, 7 etc. and so on.) [Upto 2 decimal places]
                                                                                             FAQ Solution Video Have any Doubt?
       0.93 (0.93 - 0.94)
                                                                                                                             Correct Option
   Solution:
  0.93 (0.93 - 0.94)
                                 Cache memory
                                                                   Main memory
                                     64-70°
                                               0-15
                                                                 0
                                                                       0-15
                                                80-95 16-31
                                     16-31
                                                                 1
                                                                       16-31
                                1
                                     32-47
                                                                 2
                                                                       32-47
                                2
                                     48-63
                                                                       48-63
                                                                 3
                                                                       64-79
                                                                       80-95
    Step 1: Access 63 through 70:
       1. 63 address - 1 miss (16 bytes 48-63)
        2. 64 address - 1 miss (16 bytes 64-79)
        3. 65-70 address - 6 hits (already in memory)
   First loop:
    Step 2:
    (i) Access 15 through 32:
       1. 15 \text{ address} = 1 \text{ miss} (16 \text{ bytes } 0\text{-}15)
        2. 16 address = 1 miss (16 bytes 16-31)
        3. 17-31 address = 15 hits (already in memory)
        4. 32 address = 1 miss (16 bytes 32-47)
   (ii) Access 80 through 95:
        1. 80 address = 1 miss (16 bytes 80-95)
        2. 81-95 address = 15 hit (already in memory)
    Second loop:
    (i) Access 15 through 32:

    15 address = 1 hit (already in memory)

        16 address = 1 miss (not in memory, 16 byte, 16-31)
        3. 17-31 address = 15 hit (already in memory)
        4 32 address = 1 hit (already in memory)
```

(ii) Access 80 through 95:

1. 80 address = 1 miss (16 bytes 80-95)

2. 81-95 address = 15 hit (already in memory)

Repeat same for 9 times:

Hit = 
$$6 + 30 + 32(9) = 36 + 288 = 324$$

So, hit ratio =  $\frac{324}{348}$  = 0.931

QUESTION ANALYTICS

d