



Nitish Kumar Gupta

Course: GATE Computer Science Engineering(CS)

☆ HOME

__

MY TEST

BOOKMARKS

MY PROFILE

⊕ REPORTS


BUY PACKAGE

ASK AN EXPERT


OFFER


EXCLUSIVE OFFER FOR
OTS STUDENTS ONLY ON
BOOK PACKAGES


SINGLE SUBJECT: COMPUTER ORGANIZATION AND ARCHITECTURE (GATE - 2019) - REPORTS




C 3.5











Consider 5-stage pipeline with stage delays as 150, 120, 160, 180 and 140 ns respectively. Registers that are used between every two stages have a delay of 5 ns each. If clocking frequency is 1 MHz, then the total time taken to process 1000 data items on this pipeline will be _____ (in \u03c4sec up to 2 decimal places). Solution Video Have any Doubt? 185.74 [185.50 - 185.90] **Correct Option** Solution: 185.74 [185.50 - 185.90] Pipeline Time = max(150, 120, 160, 180 and 140 ns) + Buffer delay $= 185 \, \mathrm{ns}$ Execution Time = $[K + n - 1] \times Pipeline time (where K is number of stages)$ $= [5 + 1000 - 1] \times 185 \,\mathrm{ns}$ = [1004] × 185 ns = 185740 ns = 185.74 µsec III QUESTION ANALYTICS Q. 15 Consider a single-level cache with an access time of 2.5 ns with block size of 64 bytes. Main memory uses a block transfer capability that has a first word (4 bytes) access time of 50 ns and an access time of 5 ns for each word thereafter. If hit ratio of cache memory is 95%, then average memory access time [Upto 3 decimal places] Solution Video Have any Doubt? 8.75 (8.70 - 8.80) Correct Option Solution: 8.75 (8.70 - 8.80) Average Access Time = $(0.95 \times 2.5) + (1 - 0.95)((50 + 15 \times 5) + 2.5)$ $T_{\rm avg} = 8.75 \, \mathrm{ns}$ III QUESTION ANALYTICS Q. 16 A device with data transfer rate 40 KB/sec is connected to a CPU, where data transfer time between interfaces to memory or CPU is neglected. If the interrupt overhead is 2 µsec, then minimum performance gain of operating the device under interrupt mode over operating it under program controlled mode ______. (Assume data transferred Byte wise) [Upto 1 decimal place] Solution Video Have any Doubt? 12.5 (12.2 - 12.8) Correct Option Solution: 12.5 (12.2 - 12.8) $S = \frac{ET_{Prog-IO}}{ET_{INT-IO}} = \frac{25}{2} = 12.5$ III QUESTION ANALYTICS Q. 17 Consider a pipeline $\frac{1}{2}$ consist of 5 stages named as IF, ID, OF, EX and WB with the respective stage delays of 2 ns, 6 ns, 5 ns, 8 ns and 1 ns. The alternative pipeline 'y' contain the same number of stages but EX stage is divided into 2 sub stages, (EX1 and EX2) with equal delay i.e. (8 ns/2) and ID stage is divided into 3 substages (ID1, ID2 and ID3) with equal delays of (6 ns/3). In the pipeline x and y memory reference instructions are not overlapped so the penalty of memory reference instructions in the pipeline $'_{\chi'}$ is 4 cycles and in the pipeline 'y' is 8 cycles. If the program contain 20% of the instructions which are memory based instructions, what is the ratio of speedup of x to speedup of y? Solution Video Have any Doubt? A 0.727 B 1.2 Correct Option Solution: $S_x = \frac{t_n}{(1 + \# \text{ stalls/Instruction}) \text{ cycle time}}$ $S_x = \frac{22}{[1+(0.2\times4)]6 \text{ ns}} = \frac{22}{10.8} = 2.037$ $S_y = \frac{t_n}{(1 + \# \text{ stalls/Instruction}) \text{ cycle time}}$ $S_y = \frac{22}{(1+1.6)5 \text{ ns}} = \frac{22}{13} = 1.692$ $\frac{S_x}{S_y} = \frac{2.037}{1.692} = 1.2$ 0.665 0.825 **III** QUESTION ANALYTICS Q. 18 Consider 5 stage pipelined processor has instruction fetch (IF), Instruction decode (ID), Operand fetch (OF), Perform operation (PO) and Write operand











Q. 32

ILI QUESTION ANALYTICS

An instruction pipeline consists of following 5 stages:

IF = Instruction Fetch, ID = Instruction Decode, EX = Execute,

MA = Memory Access and WB = Register Write Back

Consider the following code:

	oc. are reme	oc.	
1.	LOAD	R _{1'} [1000]	$R_1 = Memory [1000]$
2.	LOAD	R_{3} , $4(R_{2})$	$R_3 = Memory [R_2 + 4]$
3.	MUL	$R_{4'} R_{1'} R_{3}$	$R_4 = R_1 \times R_3$
4.	DIV	R_{5}, R_{1}, R_{4}	$R_5 = R_1 \div R_4$
5.	SUB	$R_{6'} R_{4'} R_{5}$	$R_6 = R_4 - R_5$

Assume that each stage takes 1 clock cycle for all the instructions. The number of cycles needed to execute the code, by using operand forwarding are

Solution Video Have any Doubt?



10

Solution:

With operand forwarding

	1	2	3	4	5	6	7	8	9	10
I_1	IF	ID	EX	MA	WB					
I_2		IF	ID	EX	MA	WB				
I_3			IF	ID	ID	EX	MA	WB		
I_4				IF	IF	ID	EX	MA	WB	
I_5						IF	ID	EX	MA	WB

10 cycles are required.

III QUESTION ANALYTICS

-4

Correct Option

Correct Option

Q. 33

Consider Prof. Vamshi's writes a program given below and run on system which has 2-way set associative 16 KB data cache with 32 bytes block where each word size is 32 bits and LRU replacement policy used. If base address of array 'a' is 0×0 and initially cache is empty then the number of data cache misses are there ______. (Assume integer takes 8 bytes)

int
$$i$$
, $a[1024 * 1024]$, $x = 0$;
for $(i = 0; i < 1024; i++)$ {
$$x + = a[i] + a[1024*i];$$
}

Solution: 1279

1279

Cache size = 16 KB Block size = 32 B

Number of lines (Blocks) = $\frac{16 \text{ KB}}{32 \text{ B}} = \frac{2^{14} \text{ B}}{2^5 \text{ B}} = 2^9$

Since 2-way set associative,

So, Number of sets = $\frac{2^9}{2}$ = 2^8



Set 0	0 - 31	0	1024 - 1055	1
Set 1	32 - 63	0	1056 - 1087	1
Set 2	64 - 95	0		1
Set 255		0		1

- 1. First access: a[0] + a[0], since a[0] is miss, a[0], a[1], a[2] and a[3] are fetched to mem. Since word size is 32 bits, so 4 integer are fetched on a miss.
- 2. Second access: a[1] + a[1024]
- 3. Third access: a[2] + a[1048]

Line this, Total number of miss = $\frac{1024}{4}$ + (1024 – 1)