Data Link Layer

Lecture 7 Framing

in the data link layer, we try to "make sense" of the incoming bits

which bits together mean
something in the stream of data.

The resulting unit is called a frame.

In a frame, we first need to demarcate where the section begins/ends.

High-Level Data Link Control (HDLC) is used as Layer-2 technology in Wide Aea Networks.

(WANS)

The (HDLC) frame has a begin sequence, & bits header, 16 bits body, variable CRC, and 16 bits end sequence. 8 bits

The begin /end sequence are the same: 01111110

If there is nothing to send, we continuously send this

It also helps in clock synchronization.

What if this sequence appears elsewhere?
We do bit stuffing. Say OIIIIIO is somewhere in the middle.

Line insert bits.

What HDLC does is:

→ If you see 5 consecutive is, insert a 0.

DIIIII DODIIIII DODIIIIII D

OIIII D DDOIIII QIBODIIIII DIID

At the receiver,

we somehow have to remove these stuffed bits.

Wherever you see 5 consecutive Is, remove the subsequent stuffed O. The end sequence still has 6 consecutive Is.

But what if there is some bit error?

0 → Remove (bit stuffing)

1111 | 10 → Assume end sequence

11 → Assume error has occurred and discard the frame

(We discard everything until we see the sequence again)

This is very barebones though, we need something better for errors.

Cyclic Redundancy Check (CRC)

We just append the k-bit CRC to the n-bit dataword to get a (=16 here)

The space of datawords is the set of all 2° bit words. We keep it such that only 2° of the 2° hk (n+k)-bit strings are valid. An issue only arises when the error is such that the erroneous string is a codeword as well.

⇒ We need to ensure that codewords are "for apart".

Given $v, w \in \{0,1\}^n$, the Hamming distance between v and w is $d(v, w) = \{i \in [n] : v_i \neq w_i\}$.

(number of positions they are distinct) for a "code" $C \subseteq \{0,1\}^n$: the Hamming distance of C is min $\{d(v,w): v,w\in C,v\neq w\}$.


We want this distance to be large.

GF(2) = FF(2) is a finite field with elements $\{0,1\}$. Addition (+) has identity 0. (Note that a+b=a-b) Multiplication (x) has identity (. CRC is based on a cyclic code

If v is a codeword, cyclic shifts of value result in codewords.

To generate a CRC, we use long division (in \mathbb{F}_2) The divisor/generator is of length k+1 bits.


For example, say k=3 and the generator or "divisor" is 1101 and n=10 with data word 110110



The codeword is then 110110111.

At the sender,

Long division for a given generator can be implemented using shift regristers. For generator 1101,



After Dataword 000 is emptied, the CRC is Left in the shift registers.

At the receiver, either

- 1. pass the dataword with k Os through the CRC circuit and verify that the CRCs match or
- 2. pass the entire received word through the CRC circuit and verify that you get all Ds.