# Assignment – 02

# **System Desing using Verilog**

Submitted to : Dr. Anuj Verma Name: Amit

Roll No: KVLSI2501033


**Question 1:** Design a single State Transition Diagram (STD) for a Mealy-based sequence detector that detects overlapping occurrences of the following binary sequences:

a) 01011

b) 11001

c) 1100

Write down the Verilog code for the generated STD for the given sequences



#### Solution: Design code:

```
// Code your design here
module sequence_detector (
    input clk,
    input reset,
    input din,
    output reg detected
```


```
);
  // State encoding using parameter
  parameter S0
                 = 4'd0,
        S1
             = 4'd1.
        S11 = 4'd2,
        S110 = 4'd3,
        S1100 = 4'd4,
        S11001 = 4'd5,
        S01 = 4'd6,
        S010 = 4'd7,
        S0101 = 4'd8,
        S01011 = 4'd9;
  reg [3:0] current_state, next_state;
  // Sequential logic: state transition
  always @(posedge clk or posedge reset) begin
     if (reset)
       current_state <= S0;</pre>
     else
       current_state <= next_state;</pre>
  end
  // Combinational logic: next state and output
  always @(*) begin
     detected = 0;
     case (current state)
              next_state = din ? S1 : S01;
       // 01011 detection path
       S01: next state = din ? S010 : S01;
       S010: next state = din ? S0101 : S0;
       S0101: next state = din ? S01011 : S01;
       S01011: begin
          detected = 1;
                                   // 01011 detected
          next state = din ? S1 : S01;
       end
       // 1100 and 11001 detection path
              next state = din ? S11 : S01;
       S11: next state = din ? S11 : S110;
       S110: next_state = din ? S0101 : S1100;
       S1100: begin
          detected = 1;
                                   // 1100 detected
          next state = din ? S11001 : S01;
       end
       S11001: begin
          detected = 1;
                                   // 11001 detected
          next_state = din ? S1 : S01;
       end
```

```
default: next state = S0;
    endcase
  end
endmodule
Testbench code:
'timescale 1ns / 1ps
module sequence detector tb;
  reg clk;
  reg reset;
  reg din;
  wire detected;
  // Instantiate the DUT (Device Under Test)
  sequence detector uut (
     .clk(clk),
     .reset(reset),
    .din(din),
    .detected(detected)
  );
  // Clock generation (10ns period)
  initial clk = 0;
  always #5 clk = \sim clk;
  // Bitstream that contains all 3 target sequences
  reg [7:0] seq data = 8'b01011001; // Contains 01011, 1100, and 11001
  integer i;
  initial begin
    // Setup for waveform dump
    $dumpfile("sequence_detector.vcd");
    $dumpvars(0, sequence_detector_tb);
    $display("Time\tClk\tReset\tInput\tDetected");
    $monitor("%0dns\t%b\t%b\t%b\t%b", $time, clk, reset, din, detected);
    // Apply reset
    reset = 1;
    din = 0;
    #12;
    reset = 0;
    // Feed input data bit-by-bit (MSB first)
    for (i = 7; i \ge 0; i = i - 1) begin
       din = seq_data[i];
       #10;
    end
```

#20; \$finish;

### endmodule

### Waveform:



**Question 2:** Design a Verilog module for a Washing Machine with the following specifications: Functional Requirements:

The machine has six states:

a) IDLE: Waiting for user to start

b) FILL: Filling water (2 minutes)


c) WASH: Washing clothes (20 minutes)

d) RINSE: Clothes Rinse (10 minutes)

e) DRAIN: Draining water (3 minutes)

f) SPIN: Spin clothes (5 minutes)

After completing all these steps, a DONE/BEEP signal should be high for 30 seconds.



```
Design Code:
// Code your design here
`timescale 1ns / 1ps
module washing machine (
  input wire clk,
  input wire reset,
  input wire start,
  output reg [2:0] state_out,
  output reg beep
);
  // State Encoding
  parameter IDLE = 3'd0,
        FILL = 3'd1,
        WASH = 3'd2,
        RINSE = 3'd3,
        DRAIN = 3'd4,
        SPIN = 3'd5,
        DONE = 3'd6;
  reg [2:0] state, next state;
  reg [15:0] timer;
  // Duration Constants (in seconds)
  parameter FILL TIME = 2 * 60;
  parameter WASH_TIME = 20 * 60;
  parameter RINSE_TIME = 10 * 60;
  parameter DRAIN TIME = 3 * 60;
  parameter SPIN TIME = 5 * 60;
  parameter DONE TIME = 30;
  // State Register
  always @(posedge clk or posedge reset) begin
    if (reset) begin
       state <= IDLE;
       timer \leq 0;
    end else begin
       state <= next state;
       if (state != next state)
         timer \leq 0;
       else
         timer \le timer + 1;
    end
  end
  // Output and Next State Logic
  always @(*) begin
    next_state = state;
    beep = 0;
```

```
case (state)
      IDLE: begin
         if (start)
           next state = FILL;
      end
      FILL: begin
         if (timer >= FILL_TIME)
           next_state = WASH;
      end
      WASH: begin
         if (timer >= WASH_TIME)
           next_state = RINSE;
      end
      RINSE: begin
         if (timer >= RINSE TIME)
           next_state = DRAIN;
      end
      DRAIN: begin
         if (timer >= DRAIN_TIME)
           next_state = SPIN;
      end
      SPIN: begin
         if (timer >= SPIN_TIME)
           next_state = DONE;
      end
      DONE: begin
         beep = 1;
         if (timer >= DONE_TIME)
           next_state = IDLE;
      end
      default: next_state = IDLE;
    endcase
  end
  // For monitoring state externally
  always @(posedge clk) begin
    state_out <= state;
  end
endmodule
```


Testbench Code:

`timescale 1ns / 1ns


```
module washing machine tb;
  reg clk;
  reg reset;
  reg start;
  wire [2:0] state_out;
  wire beep;
  // Instantiate the DUT
  washing machine uut (
     .clk(clk),
     .reset(reset),
    .start(start),
     .state_out(state_out),
     .beep(beep)
  );
  // Simulated Clock: 1kHz \rightarrow 1ms period (1 real second \approx 1ms)
  initial clk = 0;
  always #500 clk = \simclk; // 1ms total cycle
  // Function to map state names
  function [79:0] get_state_name;
    input [2:0] state;
    case (state)
       3'd0: get_state_name = "IDLE ";
       3'd1: get_state_name = "FILL";
       3'd2: get state name = "WASH";
       3'd3: get state name = "RINSE";
       3'd4: get state name = "DRAIN";
       3'd5: get state_name = "SPIN";
       3'd6: get state name = "DONE";
       default: get_state_name = "UNDEF";
    endcase
  endfunction
  integer i;
  initial begin
    // Dump for waveform
    $dumpfile("washing machine.vcd");
    $dumpvars(0, washing_machine_tb);
    $display("Time(ns)\tClk\tReset\tStart\tState\tBeep");
    $monitor("%0dns\t%b\t%b\t%b\t%b\t%b\t, $time, clk, reset, start, get state name(state out), beep);
    // Initial state
    reset = 1;
    start = 0;
    #1000; // Hold reset for 1ms
```

#### endmodule

Output:



**Question 3:** Design and implement the I2C Bus Protocol using Verilog on Modelsim.



FSM for I2C bus protocol.





Fig.1 Block diagram of connecting devices using I2C

```
Design code: -
// I2C Master Module
module i2c master (
  input wire clk,
  input wire rst,
  input wire enable,
  input wire [6:0] slave_address,
                     // 1 = Read, 0 = Write
  input wire rw,
  input wire [7:0] data_in,
  output reg sda,
  output reg scl,
  output reg done,
  output reg [2:0] state // <-- Made 'state' visible to testbench
);
  reg [3:0] count;
  reg [7:0] shift_reg;
  reg ack;
  parameter IDLE
                     = 3'b000,
        START = 3'b001,
        ADDR
                  = 3'b010,
        RW_BIT = 3'b011,
       ACK BIT = 3'b100,
        DATA TRANS = 3'b101,
        STOP = 3'b110;
  // Clock divider for SCL
  reg scl enable = 0;
  always @(posedge clk or posedge rst) begin
    if (rst) scl_enable <= 0;</pre>
    else scl_enable <= ~scl_enable;</pre>
  end
```

```
always @(posedge clk or posedge rst) begin
  if (rst) begin
     state <= IDLE;
     scl \le 1;
     sda \le 1;
     done \leq 0;
     count \le 0;
  end else if (scl_enable) begin
     case (state)
       IDLE: begin
          scl \le 1;
          sda \le 1;
          done \leq 0;
          if (enable) state <= START;</pre>
       end
       START: begin
          sda \le 0;
          scl \le 1;
          state <= ADDR;
          shift_reg <= {slave_address, rw};</pre>
          count \le 7;
       end
       ADDR: begin
          scl \le 0;
          sda <= shift_reg[count];</pre>
          scl \le 1;
          if (count == 0)
            state <= RW BIT;
          else
            count \le count - 1;
       end
       RW_BIT: begin
          scl \le 0;
          sda \le rw;
          scl \le 1;
          state <= ACK BIT;
       end
       ACK_BIT: begin
          scl \le 0;
          sda <= 1'bz;
          scl \le 1;
          ack <= sda; // Simulated ack read
          if(ack == 0)
            state <= DATA_TRANS;</pre>
          else
            state <= STOP;
       end
```

```
DATA_TRANS: begin
            scl \le 0;
            sda \le data in[7 - count];
            scl \le 1;
            if (count == 7) begin
               count \le 0;
               state <= STOP;</pre>
            end else begin
               count \le count + 1;
            end
          end
          STOP: begin
            scl \le 1;
            sda \le 0;
            sda \le 1;
            done <= 1;
            if (!enable)
               state <= IDLE;
            else
               state <= START;
          end
          default: state <= IDLE;</pre>
       endcase
     end
  end
endmodule
Testbench code:-
// Testbench for I2C Master
module tb_i2c_master;
 // Inputs
 reg clk;
 reg rst;
 reg enable;
 reg [6:0] slave_address = 7'b1010001;
 reg rw = 0;
 reg [7:0] data_in = 8'hAB;
 // Outputs
 wire sda;
 wire scl;
 wire done;
 wire [2:0] state;
 // Instantiate DUT
```

```
i2c_master uut (
  .clk(clk),
  .rst(rst),
  .enable(enable),
  .slave address(slave address),
  .rw(rw),
  .data_in(data_in),
  .sda(sda),
  .scl(scl),
  .done(done),
  .state(state)
 );
 // Clock generation (10ns period = 100 MHz)
 always #5 clk = \sim clk;
 initial begin
  // Initialize
  clk = 0;
  rst = 1;
  enable = 0;
  // Reset
  #20 \text{ rst} = 0;
  // Start transaction
  #10 enable = 1;
  #20 enable = 0;
  // Wait and finish
  #500 $finish;
 end
 // Console monitor
 initial begin
  $monitor("Time=%0t | SDA=%b SCL=%b DONE=%b STATE=%d", $time, sda, scl, done, state);
 end
 // Dump for waveform (for ModelSim)
 initial begin
  $dumpfile("i2c wave.vcd");
  $dumpvars(0, tb_i2c_master);
 end
endmodule
```



### Waveform

