


Date: 22/05/2025

# Features of System Verilog:

## System verilog [SV]


### # Introduction:-

- It's an HDL language, HDVL refers to the Hardware description cum verification language.
- Helpful for learning and applying in verification methodologies.
- Base to learn 'UVM' universal verification methodology.



### # Regions in System Verilog:-

Introduces 4 more regions



### # What is System verilog?

- ⇒ extension of verilog.
- ⇒ Bulk of verification is based on "OpenVera" language
- ⇒ standardised IEEE 1800-2005 enhancement of IEEE 1364 verilog-2001
- ⇒ has features from verilog, VHDL, C, C++, nowadays python also
- ⇒ gives verification environment can be written using system verilog concept allows reusability
- ⇒ testbench codes in 'SV' used to check functionality correctness of DUT by generating stimulus & driving predictable input and captured output, compare output

### # Datatypes: [0, 1, x, z]

- 4 state type
- 2 state type [0, 1]
- real
- Arrays
- user defined
- structures
- unions
- strings
- enumerated
- class



## \* why 2-state in sv?

in generation stimulus efficient manner, less memory consumption, more faster working, and easy to handle.

[Used at generator side only]!

ex:

sig [7:0] a;

initial begin

a = 1;

→ 3-bit truncated value  
to 8-bit

a = '1; → All pos<sup>n</sup> are 1 value

user can define size for logic using vector form

ex: logic use case module and-gate (input logic a, b,

\* output logic c);

assign c = a & b;

endmodule

always @ (\*)

c = a & b;

endmodule

but

c = a & b; } x not allowed in logic  
c = a | b;

## # Four State Datatype:

- allowed values are 0, 1, x, z
- followed datatypes from verilog reg, wire, integer and time
- Additional datatype "logic" is introduced in sv.

[logic] ÷ can be called as improved register datatype

\* default value is 'x'  
size is 1-bit

\* Can be declared as vector

\* single datatype can be used as both continuous and procedural statements

limitation of logic

• doesn't support multi drive conditions

## # 2 state Datatype:

Datatype	size	signed/unsigned type	ref value
Bit	1-bit	unsigned	All have zero
Byte	8	signed	0
int	32-bit	signed	—
short int	16	signed	—
real	64	signed	—
short real	32	signed	—
multitime	64	signed	—

\* reg, wire, bit & logic can  
be declared vector.  
[their size is 1-bit]

integer  $\Delta$  int  
vs

\* 4 state 2 state  
'x' vs value '0'

\* bit[7:0] a; byte b;  
unsigned signed.  
0 to 255 -128 to 127

\* real & realtime  
no difference, interchangeable  
used in sim purpose

\* bit a;  
a = 1'b x;  
gives zero but not  
'x'

module ex1;  
int a;  
int unsigned b;  
bit signed [7:0] c;  
initial begin  $\rightarrow \Rightarrow (-1)$   
a = -32'd 127;  
b = '1; c = 'b;  
 $\downarrow$   
end  
endmodule

```
* int a;
  logic [31:0] b = 'z;
  initial
  begin
    a = b;
    b = 32'b 032-5678;

    if ($unknown(b))
      $display('b is unknown');
    else
      $display("b is known.");
  end
endmodule.
```

⊕ Real & void type:-

used in functions, to suppress return  
type,

- real included from verilog, real  
same as double in 'c'.

Addition to CV:-

$\Rightarrow$  shortreal.

$\Rightarrow$  realtime; ! real & realtime are  
interchangeable

void

$\rightarrow$  can be used as return type of functions  
to indicate nothing is returned.

if diff b/w fn in  
verilog vs fn in  
system verilog



ex:- function void display;  
 \$display ("Hello");  
 ↪ return value; ← this  
 gives error  
 endfunction

ex:- void can also be  
 used in typecasting &  
 to remove return  
 type

(.sv) file extension

Q. write a sv code:-

Ⓐ declare all the following  
 datatypes logic bit, byte,  
 int, shortint, longint...

Ⓑ print the default value, size  
 of each datatype

Ⓒ drive the 'x' & 'z' in byte,  
 and print this value

Ans:- module default\_pgm;

bit a;

logic b;

byte c;

shortint d;

int e;

longint f;

initial begin

\$display (bit %0d, %0b, \$bits(a), a);

→ (logic ~~size~~ %0d, value = %0b,  
 \$bits(b), b);

||| for other  
 end  
 endmodule

|| driving x & z to byte

byte [7:0] byte\_with\_x;

→ [7:0] ← x;

initial begin

byte\_with\_x = 8'b1x0x1x0x;

→ z = 8'b1z0z1z0z;

gives error

→ declare as logic to print