Date:- 22/5/2025

System verilog [SV]

Introduction:-

- It's an HDVL language, HDVL refers to the Hardware description cum verification language.
- Helpful for learning and applying in verification methodologies.
- Base to learn 'UVM' universal verification methodology.

What is System verilog?

⇒ extension of verilog.

⇒ Bulk of verification is based on "OpenVera" language

⇒ standerdised IEEE 1800-2005 enhancement of IEEE 1364 verilog-2001

⇒ has features from verilog, VHDL, C, C++, nowadays python also

⇒ gives verification environment can be written using system verilog concept allows reusability

⇒ testbench codes in 'SV' used to check functionality correctness of DUT by generating stimulus & driving predictable input and captured output, compare output

Features of System Verilog:-



Regions in System Verilog:-

introduces 4 more regions



Datatypes:- [0,1,x,z]

- 4 state type
- 2 state type [0,1]
- real
- Arrays
- user defined
- structure
- union
- strings
- enumerated
- class

* why 2-state in sv?

in generation stimulus efficient manner, less memory consump^n more faster working, and easy to Handle.

![used at generator side only]!

4 four state Datatypes:

- allowed values are 0, 1, x, z
- followed datatypes from verilog reg, wire, integer and time
- Additional datatype "logic" is introduced in SV.

logic :- can be called as improved register datatype

* default value is 'x'
* size is 1-bit
* can be declared as vector
* single datatype can be used as both continuous and procedural statements

limitation of logic

- doesn't support multi-driver conditions

ex:- reg [7:0] a;
initial begin
a=1; → 32 bit truncated value
8 bit
a = '1; → All pos^n are 1 value

user can define size for logic using vector form
ex:- logic vector

module and_gate (input logic a,b,
* output logic c);
assign c = a&b;
endmodule

(or)
always @ (*)
c = a|b;
endmodule

but
c = a&b; } * not allowed in logic
c = a|b;

2 state Datatype:

Datatype	size	type signed/unsigned	def value All have zero 0
Bit	1-bit	unsigned	0
Byte	8	signed	0
int	32 bit	〃	〃
short int	16	〃	〃
real	64	〃	〃
shortreal	32	〃	〃
realtime	64	〃	〃

* reg, wire, bit & logic can be declared vector. [their size is 1 bit]

integer & int vis

* 4 state 2-state
  'x' no value '0'

* bit [7:0] a; byte b;
  unsigned signed.
  0 to 255 -128 to 127

* real & realtime
  no difference, interchangable
  used in sim purpose

* bit a;
  a = 1'bx;
  gives zero but not 'x'

```
module ex1;
int a;
int unsigned b
  bit signed [7:0] c;
initial begin          → => (-1)
  a = -32'd127;
  b = '1 ; c = 'b;
end
endmodule
```

* int a;
  logic [31:0] b = 'z'
  initial
  begin
  a = b;
  b = 32'b023a-5678;
  if($unknown(b))
  $display ("b is unknown");
  else
  $display ("b is known.");
  end
  endmodule.

(11) Real & void type :-

used in functions, to suppress return type,

- real included from verilog, real same as double in 'c'.

Addition to SV :-

=> shortreal.
=> realtime ; ! real & realtime are interchangable

void
→ can be used as return type of functions to indicate nothing is returned.

if diff b/w fn in verilog vs fn in system verilog

ex:-
```
function void display;
  $display("Hello");
  // return value; ← this
  // gives error
endfunction
```

ex:- void can also be used in typecasting & to remove return type

(.sv) file extension

Q. write a sv code:-

(a) declare all the following datatypes logic bit, byte, int, shortint, longint..

(b) print the default value, size of each datatype

(c) drive the 'x' & 'z' in byte, and print this value

Ans:-
```
module dfdt_pgm;
  bit a;
  logic b;
  byte c;
  shortint d;
  int e;
  longint f;
initial begin
  $display("bit %0d, %0b, $bits(a), a);
  $display("logic dy size=%0d, value = %0b,
            $bits(5), b);
  /// for other
end
endmodule
```

```
// driving x&z to byte
  byte [7:0] byte_with_x;
  // [7:0] ---- z;
  initial begin
  byte_with_x = 8'b1x0x_1x0x;
  // ---- z = 8'b1z0z_1z0z;
    gives error
  // declare as logic to print
```

ex:- function void display;
$display("Hello");
// return value; ← this gives error
endfunction

ex:- void can also be used in typecasting & to remove return type

(.sv) file extension

Q. write a sv code:-
(a) declare all the following datatypes logic bit, byte, int, shortint, longint ...
(b) print the default value, size of each datatype
(c) drive the 'x' & 'z' in byte, and print this value

Ans:- module dfdt_pgm;
bit a;
logic b;
byte c;
shortint d;
int e;
longint f;
initial begin
$display("bit %0d, %0b, $bits(a), a);
——+—("logic dy size %0d, value = %0b, $bits(b), b);
// for other
end
endmodule

// driving x & z to byte
byte [7:0] byte_with_x;
—//— [7:0] ——//—— z;
initial begin
byte_with_x = 8'b1x0x_1x0x;
——//—— z = 8'b1zcz_1zcz;
gives error
// Delete as logic to print.

Concept:- Arrays.

Can be vector.

packed
size fixed
can't be dynamic

unpacked
1) fixed
2) dynamic
3) queues
4) Associative

enum array user defined

differences

	packed	unpacked.
Decl^n	dt [size] name;	dt name[size];
support	bit, wire, logic & reg	All datatypes
memory Arch	reg [3:0] a	reg a[0:4]
	each cell one bit size	unused 31-bit, used 1-bit
	more efficient no wastage of memory	less efficient wastage can be seen

packed | unpacked.
not flexible | flexible

#1 Concept mixed memory :

bit [3:0] [2:0] a [3:0] [2:0];



I → packed 1st dimension.
II → unpacked 2nd dimension
I → unpacked 1st dimension
II → unpacked 2nd dimension

Visualizing the memory

bit a [3:0] [2:0]



Same in case of packed like

bit [I 3:0] [II 3:0] b;
will be different



#2 Concept : initialization of the Array

int a [3:0];
initial begin
a[3] = 5;
a[2] = 10;
a[1] = 15;
a[0] = 20;
listing Method

access entire first cell of 4 bit

or

using foreach loop
foreach a[i]
a[i] = 5*i;
etc.,

or

using for loop
for(i=0; i<4; i=i+1)
a[i] = {$random} %20;

or end %-p, a → '{5,10,15,20}

or a = '{5,10,15,20}

Q. program in (sv) to
a) declare fixed unpacked array
of integer type with size '10'
b) initialize values
to {1, 2, ... ; 10}
c) print it

Ans:-

```
module test_int;
int a[0:9]; //declaring array
initial begin
foreach (a[i])
a[i] = i+1;
$display ("the array a is:\n", a);
end
endmodule
```

to print by element-wise

```
foreach (a[i])
$display ("the element a[%d] = %d",
..., a[i]);
// in foreach loop.
```

Q. write a code in (.sv) to
(a) print & dellare a 2-D unpacked
fixed array of integer
rows, columns = 5, 5;
(b) initialize them
(c) print them

Ans:- Code:-

```
module 2d_unpacked_array;
int d_2[5][5];
initial begin
for (int i=0; i<5; i=i+1) begin
for (int j=0; j<5; j=j+1) begin
d_2[i][j] = j+1;
end
end
or
foreach d_2[i,j]
d_2[i][j] = j+1;
$display ("the array is %p", d_2);
end
endmodule
```

Q. same with 3-D unpacked fixed
integer type array

```
module three_d_up;
int c3[3][3][2];
initial begin
foreach (a[i,j,k]) begin
a[i][j][k] = k+1;
$display ("the a[%0d][%0d][%0d] = %0d",
..., i, j, k, a[i][j][k]);
end
endmodule
```