


Date: 22/05/2025

④ Features of System Verilog:

System verilog [SV]


① Introduction:-

- It's an HDL language, HDL refers to the Hardware description and verification language.
- Helpful for learning and applying in verification methodologies.
- Base to learn UVM universal verification methodology.



② Regions in System Verilog:-

Introduces 4 more regions



③ What is System verilog?

- ⇒ extension of verilog.
- ⇒ Bulk of verification is based on "OpenVera" language
- ⇒ standardised IEEE 1800-2005 enhancement of IEEE 1364 verilog-2001
- ⇒ has features from verilog, VHDL, C, C++, nowadays python also
- ⇒ gives verification environment can be written using system verilog concept allows reusability
- ⇒ testbench codes in 'SV' used to check functionality correctness of DUT by generating stimulus & driving predictable input and captured output, compare output

④ Datatypes: [0, 1, x, z]

- 4 state type
- 2 state type [0, 1]
- real
- Arrays
- user defined
- structures
- unions
- strings
- enumerated
- class

* why 2-state in sv?

in generation stimulus efficient manner, less memory consumptionth, more faster working, and easy to handle.

[Used at generator side only]!

ex:

reg [7:0] a;

initial begin

a=1;

→ 3-bit truncated value

to 8-bit

a = '1; → All posⁿ are 1 value

user can define size for logic using vector form

ex: logic use case module and-gate (input logic a, b,

* output logic c);

assign c = a & b;

endmodule

always @ (*)

c = a & b;

endmodule

but

c = a & b;

c = a | b;

} * not allowed in logic

Four State Datatypes:

- allowed values are 0, 1, x, z
- followed datatypes from verilog reg, wire, integer and time
- Additional datatype "logic" is introduced in sv.

logic : can be called as improved register datatype

* default value is 'x'

* size is 1-bit

* Can be declared as vector

* single datatype can be used as both continuous and procedural statements

Limitation of logic

* doesn't support multi drive conditions

2 state Datatype:

Datatype	size	signed/unsigned type	ref value
Bit	1-bit	signed/unsigned	All have zero
Byte	8	signed	0
int	32-bit	signed	—
short int	16	signed	—
real	64	signed	—
short real	32	signed	—
short real	64	signed	—

* reg, wire, bit & logic can
be declared as vector.
[their size is 1-bit]

integer Δ int
vs

* 4 state 2 state
'x' vs value '0'

* bit[7:0] a; byte b;
unsigned signed.
0 to 255 -128 to 127

* real & realtime
no difference, interchangeable
used in sim purpose

* bit a;
a = 1'b x;
gives zero but not
'x'

module ex1;
int a;
int unsigned b;
bit signed [7:0] c;
initial begin $\rightarrow \Rightarrow (-1)$
a = -32'd 127;
b = '1; c = 'b;
 \downarrow
end
endmodule

```
* int a;
  logic [31:0] b = 'z;
  initial
  begin
    a = b;
    b = 32'b 032-5678;

    if ($unknown(b))
      $display ("b is unknown");
    else
      $display ("b is known.");
  end
endmodule.
```

⊕ Real & void type:-

used in functions, to suppress return
type,

• real included from verilog, real
same as double in 'c'.

Addition to cv:-

\Rightarrow shortreal.

\Rightarrow realtime; ! real & realtime are
interchangeable

void

\rightarrow can be used as return type of functions
to indicate nothing is returned.

if diff b/w fn in
verilog vs fn in
system verilog

ex:- function void display;
 \$display ("Hello");
 // return value, ← this
 // gives error
 endfunction

ex:- void can also be
 used in typecasting &
 to remove return
 type

(.sv) file extension

Q. write a sv code:-

① declare all the following
 datatypes logic bit, byte,
 int, shortint, longint...

② print the default value, size
 of each datatype

③ drive the 'x' & 'z' in byte,
 and print this value

Ans:- module default_pgm;

bit a;

logic b;

byte c;

shortint d;

int e;

longint f;

initial begin

\$display (bit %0d, %0b, \$bits(a), a);

→ (logic b) size = %0d, value = %0b,
 \$bits(b), b);

||| for other
 end
 endmodule

// driving x & z to byte

byte [7:0] byte_with_x;

→ [7:0] ← z;

initial begin

byte_with_x = 8'b1x0x1x0x;

→ z = 8'b1z0z1z0z;

gives error

→ // declare as logic to print

ex:- function void display;
 {display ("Hello")
 // return_value; ← this
 // gives error
 }
 endfunction

ex:- void can also be
 used in typecasting &
 to remove return
 type

(.sv) file extension

1) write a sv code:-

2) declare all the following
 datatypes logic bit, byte,
 int, shortint, largint...

3) print the default value, size
 of each datatype

4) drive the 'x' & 'z' in byte,
 and print this value

Ans:- module default_pgm;

bit a;

logic b;

byte c;

shortint d;

int e;

largint f;

initial begin

{ display (bit %0d, %0b, \$bits(a), a);

—+— (logic def size = %0d, value = %0b,
 \$bits(b), b);

end
 endmodule

driving x & z to byte

byte [7:0] byte-with-x;
 —" [7:0] —" —" —" z;
 initial begin
 byte-with-x = 8'b1x0x1x0x;
 —" —" z = 8'b1z0z1z0z;
 gives error
 → // declare as logic to print.

Concept: Arrays.

can be
 vector

packed

size fixed

can't be dynamic

unpacked

→ fixed

→ dynamic

3) queues

4) Associative

enum array user defined

differences

packed


Declⁿ dt [size] name;

support

bit, wire, logic
 & reg

memory
 Arch

reg [3:0] a;




each cell one
 bit
 size

unpacked.

dt name[size];

All datatypes

reg a[0:4]



unused
 31-bit unused.
 used
 1-bit

more efficient
 no wastage of
 memory


less efficient
 wastage can be
 seen

unpacked
flexible

bit [8:0] [2:0] a[3:0] [2:0];
I II I II
 packed. unpacked

visualizing the memory

Soit $a \in [3:0][2:0]$




Hand-drawn diagram of a 3x3 grid. The columns are labeled 1, 2, 3 at the top. The rows are labeled 1, 2, 3 on the left. In column 1, there are three red rectangles, one in each row. In column 2, there are three red rectangles, one in each row. The middle rectangle in column 2 is circled, and an arrow points from the text "each of 3 memm." to it. In column 3, there are three red rectangles, one in each row.

$\mathbb{R}^n \rightarrow$ packed 1st dimension.
 $\mathbb{R}^n \rightarrow$ unpacked 2nd dimension.
 $\mathbb{R}^n \rightarrow$ unpacked k^{th} dimension.
 $\mathbb{R}^n \rightarrow$ unpacked 2nd dimension.

same in case of packed like

bit $[3:0]$ $[3:0]$ b;
will be different



accs,

~~X~~[1], entire first cell
of 4 bits

using foreach
loop

for each $a[i]$
 $a[i] = 5 \times i$;
 etc.,

using for
loop

for ($i=0; i<4; i=i+1$) {
 $a[i] = \sqrt{4 \text{ random}} \% 20$;

④ Concept: initialization of the Array

int a[3][0];
initial begin

$$a[3] = 5;$$
$$a[2] = 10;$$
$$a[1] = 15$$
$$a[0] = 20$$

listing Method

end
 $\therefore a \rightarrow \{5, 10, 15, 20\}$

$$a = \{5, 10, 15, 20\}$$

Q. program in (sv) to
a) declare fixed unpacked array
of integer type with size '10'

b) initialize values
to {1, 2, ..., 10}
c) print it

Ans:-
module test.int;
int a[0:9]; // declaring array
initial begin
foreach (a[i])
a[i] = i+1;
\$display ("the array a is: %p", a);
end
endmodule

to print by element-wise

```

foreach (a[i])
{
  $display ("the element a[%d] = %d",
    ... i, a[i]);
}
// in foreach loop.

```

Q. write a code in (sv) to

a) print & declare a 2-D unpacked
fixed array of integer
rows, columns = 5, 5;

b) initialize them

c) print them

Ans:- code:-

```

module d2-unpacked-array;

```

```

  int d2[5][5];

```

```

  initial begin

```

```

    for (int i=0; i<5; i=i+1) begin

```

```

      for (int j=0; j<5; j=j+1) begin

```

```

        d2[i][j] = j+1;

```

```

      end

```

```

    end

```

```

  end

```

```

  foreach d2[i,j]

```

```

    d2[i][j] = j+1;

```

```

  $display ("the array is %p", d2);

```

```

end

```

```

endmodule

```

Q. same with 3-D unpacked fixed.
integer type array

```

module three-d-up;

```

```

  int c3[3][3][2];

```

```

  initial begin

```

```

    foreach (a[i,j,k]) begin

```

```

      a[i][j][k] = k+1;

```

```

      $display ("the a[%d][%d][%d] = %d",
        ... i, j, k, a[i][j][k]);

```

```

    end

```

```

  endmodule

```