
VLSI DESIGN LAB

- 1. Design of Full Subtractor
- 2. Design of 4x1 MUX

Report made and submitted by:-Amlan Sahoo, Roll No. 117EC0322


FULL SUBTRACTOR



CIRCUIT DIAGRAM

Inputs			Outputs	
Α	В	Borrowin	Diff	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


TRUTH TABLE



LOGIC EQUATIONS

FULL SUBTRACTOR - DATAFLOW

```
// Company:
    // Engineer:
                    21:21:03 09/08/2020
    // Create Date:
      Design Name:
      Module Name:
                    FullSubtractor Dataflow
    // Project Name:
    // Target Devices:
    // Tool versions:
   // Description:
13
    // Dependencies:
    // Revision:
    // Revision 0.01 - File Created
    // Additional Comments:
19
   module FullSubtractor Dataflow(
       input A, B, Bin,
22
       output D, Bout
23
24
   assign D = A^B^Bin;
   assign Bout = (~A&Bin) | (~A&B) | (B&Bin);
27
   endmodule
28
29
```




Code for Dataflow Model

Schematic for Dataflow Model

FULL SUBTRACTOR - DATAFLOW

```
// Instantiate the Unit Under Test (UUT)
36
37
       FullSubtractor Dataflow uut
38
          .A(A),
          .B(B),
39
40
          .Bin (Bin),
          .D(D),
41
42
          .Bout (Bout)
43
       );
44
45
       initial begin
          // Initialize Inputs
46
47
          A = 0; B = 0; Bin = 0;
48
          #60 A = 0; B = 0; Bin = 1;
49
50
          #60 A = 0; B = 1; Bin = 1;
51
52
53
54
          #60 A = 1; B = 1; Bin = 1;
55
          // Wait 100 ns for global reset to finish
          #100;
56
57
          // Add stimulus here
58
59
60
       end
61
62
63
```






Waveform for Dataflow Model:

The input value of 0,0,1 for A,B,Bin gives output value of 1,1 for D and Bout resp. which confirms with the TruthTable.

FULL SUBTRACTOR - BEHAVIOURAL

```
// Create Date:
                        22:05:58 09/08/2020
    // Design Name:
       Module Name:
                        FullSubtractor Behavioural
    // Project Name:
    // Target Devices:
    // Tool versions:
    // Description:
13
    // Dependencies:
    // Revision:
    // Revision 0.01 - File Created
    // Additional Comments:
19
    module FullSubtractor Behavioural (
        input A, B, Bin,
22
        output reg D, Bout
23
        );
24
    always @(A, B, Bin)
26
       begin
       D = A^B^Bin;
27
28
       Bout = (~A&Bin) | (~A&B) | (B&Bin);
29
       end
30
    endmodule
31
32
```






Schematic for Behavioural Model

FULL SUBTRACTOR - BEHAVIOURAL

```
// Instantiate the Unit Under Test (UUT)
36
37
       FullSubtractor Behavioural uut (
           .A(A),
38
39
           .B(B),
           .Bin (Bin),
40
           .D(D).
           . Bout (Bout)
44
45
       initial begin
46
          // Initialize Inputs
52
53
          #60 A = 1: B = 1: Bin = 0:
          #60 A = 1; B = 1; Bin = 1;
54
55
          // Wait 100 ns for global reset to finish
56
57
          #100;
58
          // Add stimulus here
59
60
61
       end
    endmodule
```





Waveform for Behavioural Model:

The input value of 0,1,0 for A,B,Bin gives output value of 1,1 for D and Bout resp. which confirms with the TruthTable.

FULL SUBTRACTOR – MIXED MODELLING

```
// Revision 0.01 - File Created
    // Additional Comments:
19
    module FullSubtractor Mixed (
        input A, B, Bin,
22
        output D, reg Bout
23
24
       wire S1;
       reg T1, T2, T3;
26
27
       // Structural
28
       xor X1(S1, A, B);
29
30
       // Dataflow
31
       assign D = Sl^Bin;
32
33
34
       // Behavioural
       always @(A, B, Bin)
35
36
          begin
          T3 = ~A&B;
37
          T1 = ~A&Bin;
38
39
          T2 = B&Bin;
          Bout = T1 | T2 | T3;
40
          end
41
42
43
    endmodule
```

FullSubtractor Mixed:1 and2 T21 Bout1 Mxor D1 and2b1 Mxor D1 Mxor S11 Result Mxor S11 FullSubtractor Mixed

Code for Mixed Model

Schematic for Mixed Model

FULL SUBTRACTOR – MIXED MODELLING

```
// Instantiate the Unit Under Test (UUT)
36
       FullSubtractor Mixed uut (
37
           .A(A),
38
39
          .B(B),
          .Bin (Bin),
40
41
          .D(D),
42
           .Bout (Bout)
43
       );
44
45
       initial begin
46
          // Initialize Inputs
47
48
          #60 A = 0; B = 0; Bin = 1;
49
50
          #60 A = 0; B = 1; Bin = 1;
51
          #60 A = 1; B = 0; Bin = 0;
          #60 A = 1; B = 0; Bin = 1;
52
53
          #60 A = 1; B = 1; Bin = 0;
54
          #60 A = 1; B = 1; Bin = 1;
55
          // Wait 100 ns for global reset to finish
56
          #100;
57
58
          // Add stimulus here
59
60
61
       end
62
   endmodule
```




Code for Testbench

Waveform for Mixed Model:


The input value of 1,0,1 for A,B,Bin gives output value of 0,0 for D and Bout resp. which confirms with the TruthTable.


FULL SUBTRACTOR – MIXED MODELLING



The mixed style of modelling was based upon this particular style discussed in class for a Full Adder.

4x1 MULTIPLEXER






TRUTH TABLE

CIRCUIT DIAGRAM AND LOGIC EQUATION

4x1 MUX – DATAFLOW

```
'timescale lns / lps
   {{\}}
   // Company:
   // Engineer:
                    00:10:01 09/09/2020
    // Create Date:
   // Design Name:
   // Module Name:
                    MUX41 DF
   // Project Name:
   // Target Devices:
   // Tool versions:
   // Description:
   // Dependencies:
   // Revision:
   // Revision 0.01 - File Created
   // Additional Comments:
19
   module MUX41 DF(
       input A, B, C, D, S0, S1,
22
23
       output Out
24
   assign Out = S1?(S0?D:C):(S0?B:A);
26
   endmodule
28
```




Code for Dataflow Model

Schematic for Dataflow Model

4x1 MUX – DATAFLOW

```
MUX41 DF uut (
39
          .A(A),
40
          .B(B),
41
          .C(C),
42
43
          .D(D),
44
          .SO(SO),
          .S1(S1),
45
46
          .Out (Out)
47
       );
48
49
       initial begin
50
          // Initialize Inputs
51
          A=1'b0; B=1'b0; C=1'b0; D=1'b0; S0=1'b0; S1=1'b0;
52
          #500 $finish;
53
54
       end
55
56
       always #40 A=~A;
57
       always #20 B=~B;
       always #10 C=~C;
       always #5 D=~D;
59
60
       always #80 S0=~S0;
61
       always #160 S1=~S1;
62
63
       always@(A or B or C or D or S0 or S1)
       $monitor("At time = %t, Output = %d", $time, Out);
64
65
    endmodule
```

Code for Testbench




Waveform for Dataflow Model:

The input value of 1,0 for S1,S0 indicates that the output value should be equal to the third data input, i.e., C which is exactly the case here

4x1 MUX – STRUCTURAL

```
11
13
   // Dependencies:
   // Revision:
    // Revision 0.01 - File Created
   // Additional Comments:
19
   module MUX41 SM(
       input A, B, C, D, S0, S1,
       output Out
       );
24
   wire Al, A2, A3, A4, A5, A6, A7, A8, O1, O2;
26
   and al(A1,~S1,~S0);
  and a2 (A2, A1, A);
29 and a3(A3,~S1,S0);
30 and a4(A4, A3, B);
31 and a5 (A5, S1, ~S0);
32 and a6(A6, A5, C);
33 and a7 (A7, S1, S0);
34 and a8 (A8, A7, D);
35 or ol(Ol, A2, A4);
36 or o2(02,01,A6);
   or 03 (Out, 02, A8);
38
39
   endmodule
```

Code for Structural Model




Schematic for Structural Model

4x1 MUX – STRUCTURAL

```
MUX41 DF uut (
39
40
           .A(A),
          .B(B),
41
          .C(C),
42
43
          .D(D),
44
          .SO(SO),
          .S1(S1),
45
46
           .Out (Out)
47
       );
48
49
       initial begin
50
          // Initialize Inputs
51
          A=1'b0; B=1'b0; C=1'b0; D=1'b0; S0=1'b0; S1=1'b0;
52
          #500 $finish;
53
54
       end
55
56
       always #40 A=~A;
57
       always #20 B=~B;
       always #10 C=~C;
       always #5 D=~D;
59
60
       always #80 S0=~S0;
       always #160 S1=~S1;
61
62
63
       always@(A or B or C or D or S0 or S1)
       $monitor("At time = %t, Output = %d", $time, Out);
64
65
    endmodule
```

Code for Testbench



Waveform for Structural Model:

The input value of 1,0 for S1,S0 indicates that the output value should be equal to the third data input, i.e., C which is exactly the case here

FINAL DISCUSSIONS

- 1. For Full Subtractor circuit, all the three types of modelling gave the same RTL schematic diagrams because they were mostly based on algorithms and data flow rather than gate level logics.
- 2. For 4x1 MUX, I could see the difference in RTL Schematics for Dataflow and Structural(Gate Level) Models.
- 3. I was unable to search for a method to implement a single test bench for all type of models but the resulting waveforms were same and matching with the truth tables confirming the correctness of the designing and simulations.
- 4. By the help of this assignment I learnt about Verilog coding and HDL abstraction levels. I covered behavioural, dataflow and structural modelling since it was in the scope of this assignment and read about the switch level of modelling too.
- 5. Overally, I was able to get familiar with Verilog code, Test benches and the Xilinx environment with the help of this assignment.