

NAME : AMMAAR AHMAD ROLL No. - 18010508 CS321 ENDSEM Thoughout the development of computer to make it fast and cheeper, in lest 50 years, we have made entiress progress. In 1970, the as speed of accessing date from main memory and processor was comparable. But novadays DRAM are for slover to access, around 10 ms to access data from main memory, compared to spreasor speed which is less than I as. To bridge the get between the different speed, we need many which can keep the right process. So eache memory (SRAM) is used. One of the main issues with SRAM is that it is way too expensive and cannot replace the main memory completely. To keep the price bearable to consumers, small size cache memory is used along with DRAM. System Memory Performance Analysis Performance of memory is analysed by No. of misses in accessing dete from date. Since DRAM is 100 times sloves ever 2% decrease in hit rate from 99% to 97% can have huge delay difference in Average memory access time. So to have a better a runderstanding, Min rate is resed united





If the Set lite are same for 2 or more frequently used date, then at there is a clash and cache purpose. is not well performed. To avercome this issue we XXX have Navay set associative cache N way set associative cache - In this design, each set has N blocks for date, here N is a degree of associationty. Each block still makes to especific set but now at can make to any block en that set. In this way the clock is reduced and data from memory address having same set lit can be used to stored. The reduces the miss rates fin than \* direct mepped eache of some capacity due to fewer conflicts. But, there is a use of extre multiplexes and comparator and this increases the cost of as well as increased the acres time. Fully associative cache - In the design, there is a single set and memory is divided to B blocks where of the block. This is a prefferred cache design for landon access of date from memory. But there are few drewbacks as well. To scheck for any date A present in coche ne have to make B comperisons to see whether date is present or not. This encreases the herdrane cost and decreases the speed. They The same are suited to relatively smell caches because of large 1 number of comparators ac. X

In the above 3 design, we we only took note of temporal locality to include spetial locality we need block size This we the sketich locality, a cache uses large block to hold several consecutive words The advantage of a block size greater than I is that when a mis occurs and the word is fetched into a cache, the adjacent roads in the block is also fetched. Therefore dubequent access are more likely to hit because of spetial locality. However a large block size means fewer blocks which may lead to more conflicts increasing the miss gate Mose If the adjacent words in the block are not accessed later, the effort of routing fetching them is wasted. Nevertheless most seel programs benefit from larger black 3 3 Write Policy Veche are classified as either write through or write back, > In a write though cache, the date written to a cache > block is simultaneously written to main memory. In a write back cache, a dity lit (D) is associated with each cache block. Die 1 when the cache block has been written and O otherwise. Dity cache block are written back to main memory when they are existed from som cache. A write っっつ though require no dity but but requires mole main memory and hence not used in modern eacher

FET 2. Implementing Tremp Instruction and Controlling Hazards 4 FOR In the implementation of jump instruction we have the instruction of jump instruction we 4 6 We can redulate the address of jump instruction by taking first 4 late of PC and 26 lits + "00" by the end of decade stage. We have our next address by deside stage. So rether then leading any other instruction we can flish out the next leaded instruction of jump instruction occurs. There need to only flushing of last instruction loaded because by the decade stage we know that ut's fremp instruction and PC is set accordingly -Changes in the circuit -In the already implemented MIPS Pipelined Processos In the decade stage calculating the possible jump address using first 26 bits of instruction and 4 bits of PC, an extra Trump ID is added in executed remit the When Jump ID is I we jump to the fasticular address, when Tremp IDis O normal 1 proceeding continues. For flishing, Jump ID is OR with Branch to flesh and the just fremon instruction which was in fetch stage. With all instructions taking at most 2 cycles Concluding stelling and flushing), this gives good CPI N A of Iserica

3. Implementing 3 more instructions in Single Cycle MIPS processor (i) lui (ii) ori (iii) andi To implement the following instruction ALUSIC res increased from 1 to 2 lite and ALUOp was increased from 2 to 3 Ints. Main Touth Table

Instruction Opcode. Regulate Regulat ALUSIC B. MW MER ALLED 00 010 Rtype 000000 000 01 100011 101011 X 001 000100 000 001000 X XX X 000010 XXX 10 001111 000 01 001101 0100 ori 001100 andi 0 0 011

11	102	V.	50
			-

ALUOP	Function	ALUC	on
000	X	010	(add)
001	X	- min	(subtract)
010	100000	0	(add) (sulticet)
010	100010	110	(and)
010	100100	001	(cr)
010	101010	111	(set less than)
010		<b>A A D</b>	(and)
100	X	000	(or)
100	, , , , , , , , , , , , , , , , , , ,		

An extra 16 lit left shifter was required to shift lower 16 lits to replier 16 list in Ini instruction

4. Amdehl's lew set up the upper limit to the speedup that is possible. Given the program which is X percentege parellelizable, it say the skeed up cure tends to fletters out as the number of processors used for ferollelisation is increased. Speedup = 1 1-f+f of I frection of program ferellelizable

P => No. of ferocusous This Andall's less has a great deal of application. => Not Parellelizable for (i=0; i(32; i++) a[i] = a[sand() \*31]; for (i=0; i(32, i++) 3 c[i] = a[i] 16[i]; -3 for (i=0: i(32, i++) -3 d[i] = a[i] - b[i]; -3 => p3 for (i=0; i(32, i++) 3 3 3 e[i] = a[i] \* b[i]; 2) f = 0.25 (Parelleliging P3) P = 2 => Speedup = 1 = 8 = 1.14 0.875 7 P = 4 => Speedup = 1 = 1.16 = 1.23 0.875 1 0.875 7 0

If f = 0.5 => Paullelizing P2, P3 P=2 => Speedup = 4 = 1.33 P=4 => Speedup = 8 = 16 P=8= Speedup = 16 = 1.82 p = 16 = Speedup = 32 = 1.88If 1 = 0.75 => Parelleliging P1, P2, P3  $P = 2 \implies Speedup = 1 = 8 = 1.6$   $V_{4} + \frac{3}{8} = 5$   $V_{4} + \frac{3}{8} = 1.6 = 2.28$   $V_{4} + \frac{3}{16} = 7$ P = 8 = 32 = 2.89 1/4 + 3/32 11P=16 = ) Speedup = 1 = 64 = 3.37 1/4 + 3/64 = 19 P=32 = ) Speedup = 1 = 128 = 3.766 1/4 + 3/128 = 35As we can see from the values of Speedup from different of we see it is approaching it's asymptotic

