

$Q_D$	$Q_C$	$Q_B$	$Q_A$	$Q_D^+$	$Q_C^+$	$Q_B^+$	$Q_A^+$
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	1	0	1	0
1	0	1	0	1	0	1	1
1	0	1	1	1	1	0	0
1	1	0	0	1	1	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1
1	1	1	1	0	0	0	0

$Q_i \Rightarrow$  Current State

$Q_i^+ \Rightarrow$  Next State

4 Bit Synchronous Counter Basic Truth Tables

$S_D$	$R_D$	$S_C$	$R_C$	$S_B$	$R_B$	$S_A$	$R_A$
0	X	0	X	0	X	1	0
0	X	0	X	1	0	0	1
0	X	0	X	X	0	1	0
0	X	1	0	0	1	0	1
0	X	X	0	0	X	1	0
0	X	X	0	1	0	0	1
0	X	X	0	X	0	1	0
0	0	0	1	0	1	0	1
0	0	0	X	0	X	1	0
0	0	0	X	1	0	0	1
0	0	0	X	X	0	1	0
0	0	1	0	0	1	0	1
0	0	X	0	0	X	1	0
0	0	X	0	1	0	0	1
0	0	X	0	X	0	1	0
1		0	1	0	1	0	1

Truth Table for SR Flip Flop  
used in 4 Bit Synchronous Counter

# SR Flip Flop Simplification

	00	01	11	10
00				
01			1	
11	X	X		X
10	X	X	X	X

$$S_D = \bar{\Phi}_D \Phi_C \Phi_B \Phi_A$$

	00	01	11	10
00		1	1	
01		1	1	
11		1	1	
10		1	1	

$$R_A = \Phi_A$$

	00	01	11	10
00			1	
01	X	X		X
11	X	X		X
10			1	

$$S_C = \bar{\Phi}_C \Phi_B \Phi_A$$

$\Phi_B \Phi_A$	00	01	11	10
00	X		1	
01	X		1	
11	X		1	
10	X		1	

$$R_B = \Phi_A \Phi_B$$

	00	01	11	10
00		1		X
01		1		X
11		1		X
10		1		X

$$S_B = \bar{\Phi}_B \Phi_A$$

	00	01	11	10
00	X	X		X
01			1	
11			1	
10	X	X		X

$$R_C = \Phi_A \Phi_B \Phi_C$$

	00	01	11	10
00	1			1
01	1			1
11	1			1
10	1			1

	00	01	11	10
00	X	X	X	X
01	X	X		X
11			1	
10				

$\Phi_D$	$\Phi_C$	$\Phi_B$	$\Phi_A$	$\Phi_D^+$	$\Phi_C^+$	$\Phi_B^+$	$\Phi_A^+$
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	1	0	1	0
1	0	1	0	1	0	1	1
1	0	1	1	1	0	0	0
1	1	0	0	1	1	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1
1	1	1	1	0	0	0	0

$\Phi_C \Phi_A$	00	01	11	10
$\Phi_D$				
00				
01			1	
11	x	x	x	x
10	x	x	x	x

$$J_D = \Phi_C \Phi_B \Phi_A$$

$\Phi_C \Phi_A$	00	01	11	10
$\Phi_D$				
00	x	x	x	x
01	x	x	x	x
11			1	
10				

$$K_D = \Phi_C \Phi_B \Phi_A$$





$\Phi_D$	$\Phi_C$	$\Phi_B$	$\Phi_A$	$\Phi_D^+$	$\Phi_C^+$	$\Phi_B^+$	$\Phi_A^+$
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	1	0	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	1	0	0	0
1	0	0	0	1	0	0	1
1	0	0	1	1	0	1	0
1	0	1	0	1	0	1	1
1	0	1	1	1	1	0	0
1	1	0	0	1	1	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1
1	1	1	1	0	0	0	0

$\Phi_i \Rightarrow$  Current State

$\Phi_i^+ \Rightarrow$  Next State

4 Bit Synchronous Counter Basic Truth Table

$T_D$	$T_C$	$T_B$	$T_A$	$D_D$	$D_C$	$D_B$	$D_A$
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	0	1	0	0	1	1
0	1	1	1	0	1	0	0
0	0	0	1	0	1	1	1
0	0	1	1	0	1	0	0
0	0	0	1	0	1	1	1
0	0	1	1	0	1	0	0
1	1	1	1	1	0	0	1
0	0	0	1	1	0	0	0
0	0	1	1	1	0	1	1
0	0	0	1	1	0	0	0
0	0	1	1	1	1	1	1
0	1	0	1	1	1	0	0
0	0	0	1	1	1	1	0
0	0	1	1	1	1	0	1
1	1	1	1	0	0	0	0

T Flip Flop Simplification

$$T_A = 1 \text{ (Always)}$$

$$T_B =$$

	00	01	11	10
00		1	1	
01		1	1	
11		1	1	
10		1	1	

	00	01	11	10
00			1	
01			1	
11			1	
10			1	

$$T_B = Q_A$$

	00	01	11	10
00				
01			1	
11			1	
10				

$$T_C = Q_A Q_B$$

$$T_D = Q_C Q_B Q_A$$



Ele

$\Phi_A \Phi_C$	00	01	11	10
00				
01			1	
11	1	1		1
10	1	1	1	1

$$D_D = \Phi_D \bar{\Phi}_C + \Phi_D \bar{\Phi}_A + \Phi_D \Phi_C \bar{\Phi}_B + \bar{\Phi}_D \Phi_C \Phi_B \Phi_A$$

$$\Rightarrow \Phi_D (\bar{\Phi}_C + \bar{\Phi}_B + \bar{\Phi}_A) + \bar{\Phi}_D \Phi_C \Phi_B \Phi_A$$

$$\Rightarrow \Phi_D (\Phi_C \Phi_B \Phi_A)' + \bar{\Phi}_D (\Phi_C \Phi_B \Phi_A)$$

$$\Rightarrow \Phi_D \oplus (\Phi_A \Phi_B \Phi_C)$$

$\Phi_B \Phi_A$	00	01	11	10
00	1			1
01	1			1
11	1			1
10	1			1

$$D_A = \bar{\Phi}_A$$

$\Phi_D \Phi_C$	00	01	11	10
00		1		1
01		1		1
11		1		1
10		1		1

$$D_B = \bar{\Phi}_B \Phi_A + \Phi_A \bar{\Phi}_B = \Phi_B \oplus \Phi_A$$

$\Phi_B \Phi_A$	00	01	11	10
00			1	
01	1	1		1
11	1	1		1
10			1	

$$\begin{aligned} D_C &= \Phi_C \bar{\Phi}_B + \Phi_C \bar{\Phi}_A + \bar{\Phi}_C \Phi_A \Phi_B \\ &= \Phi_C (\bar{\Phi}_B + \bar{\Phi}_A) + \bar{\Phi}_C \Phi_A \Phi_B \\ &= \Phi_C (\Phi_A \Phi_B)' + \bar{\Phi}_C \Phi_A \Phi_B \\ &= \Phi_C \oplus (\Phi_A \Phi_B) \end{aligned}$$

Simplified Circuit of Synchronous 84 Bit Counter using K Map Simplification for D Flip Flop



Q37 ALU

Selector lines					Output
$S_4$	$S_3$	$S_2$	$S_1$	$S_0$	
	0	0	0	0	Addition
	0	0	0	1	Subtraction
	0	0	1	0	Multiplication
	0	0	1	1	Division
	0	1	0	0	Bitwise AND
	0	1	0	1	Bitwise NAND
	0	1	1	0	Bitwise OR
	0	1	1	1	Bitwise NOR
	1	0	0	0	Bitwise XOR
	1	0	0	1	Bitwise XNOR
	1	0	1	0	Checking $A < B$ (Comparator)

Rest Inputs are Invalid

When  $S_2 = 0$   $S_3 = 0$  and  $S_1 = 1$   
Multiplexer  $2 \times 1$  is Enabled to

$S_0$	Output
0	16 Bit Carry Over for Multiplication
1	16 Bit Remainder for Division