




Pi => Current State


Pi => Next State


4 Bit Synchronon Conte Basic Futh Telles














4 Bit Synchronous Counter Basic Truth Tables







$$D_{c} = \mathcal{Q}_{c} \mathcal{Q}_{B} + \mathcal{Q}_{c} \mathcal{Q}_{A} + \mathcal{Q}_{c} \mathcal{Q}_{A} \mathcal{Q}_{B}$$

$$= \mathcal{Q}_{c} \mathcal{Q}_{B} + \mathcal{Q}_{A} \mathcal{Q}_{A} \mathcal{Q}_{B}$$

$$= \mathcal{Q}_{c} \mathcal{Q}_{A} \mathcal{Q}_{B} \mathcal{Q}_{A} \mathcal{Q}_{B} \mathcal{Q}_{A} \mathcal{Q}_{B}$$

$$= \mathcal{Q}_{c} \mathcal{Q}_{A} \mathcal{Q}_{B} \mathcal{Q}_{A} \mathcal{Q}_{B} \mathcal{Q}_{A} \mathcal{Q}_{B}$$

$$= \mathcal{Q}_{c} \mathcal{Q}_{A} \mathcal{Q}_{B} \mathcal{Q}_{A} \mathcal{Q}_{B} \mathcal{Q}_{A} \mathcal{Q}_{B}$$

Simplified Circuit of Synchem & Bit Continues of Simplification for D Flip Flat rising K Mat Simplification for D Flip Flat

Selector lines Outfut SI S4 S3 S2 Addition Sultrection 0 Multiplication Division Biturie AND 0 Biturie NAND Bituria OR 0 Betwie NOR Biturie XOR Betwee XNOR Checking A < B (Comparator) Rest Input de Invelid When S2 = 0 S3 = 0 and S1 = 1 Multiplescer 2×1 in Enebled to Output So 16 Bit Carry Over for Multiplication 16 Bib Remainda

for Devisen