

Lab 10

Q1/ S_1 S_0 Q_B Q_A Q_B^+ Q_A^+ T_B T_A D_B D_A

No Counting - Memory State

0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	1
0	0	1	0	1	0	0	0	1	0
0	0	1	1	1	1	0	0	1	1

Count up by 1

0	1	0	0	0	1	0	1	0	1
0	1	0	1	1	0	1	1	1	0
0	1	1	0	1	1	0	1	1	1
0	1	1	1	0	0	1	1	0	0

Count down by 1

1	0	0	0	1	1	1	1	1	1
1	0	0	1	0	0	0	1	0	0
1	0	1	0	0	1	1	1	0	1
1	0	1	1	1	0	0	1	1	0

Count by 2

1	1	0	0	1	0	1	0	1	0
1	1	0	1	1	1	1	0	1	1
1	1	1	0	0	0	1	0	0	0
1	1	1	1	0	1	1	0	0	1


$S_1 S_0$	$Q_B Q_A$	00	01	11	10
00					
01		1	1	1	1
11					
10		1	1	1	1

$$T_A = S_1 \oplus S_0$$


$S_1 S_0$	$Q_B Q_A$	00	01	11	10
00					
01			1	1	
11		1	1	1	1
10		1			1

$$T_B = S_0 Q_A + S_1 Q_A$$

2 bit Counter using D flip flop



2 bit Counter using T flip flop



$$\begin{aligned}
 D_A &= \overline{S_1} \overline{S_0} Q_A + \overline{S_1} S_0 \overline{Q_A} + S_1 \overline{S_0} Q_A + S_1 S_0 \overline{Q_A} \\
 &= \overline{S_1} \overline{S_0} Q_A + \overline{S_1} S_0 \overline{Q_A} + S_1 \overline{S_0} Q_A + S_1 S_0 \overline{Q_A} \\
 D_B &= \overline{S_1} \overline{S_0} \overline{Q_A} + \overline{S_1} \overline{S_0} Q_A + \overline{S_1} S_0 \overline{Q_A} + \overline{S_1} S_0 Q_A \\
 &= \overline{Q_A} (S_1 \oplus S_0) + Q_A (S_1 \oplus S_0)
 \end{aligned}$$

$S_1 S_0$	$Q_B Q_A$	Q_B	Q_A
00	00	0	0
01	01	0	1
11	11	1	1
10	10	1	0



Date

Page

2 bit Counter using JK and SR Flip Flop

$S_1 S_0$ $\Phi_B \Phi_A$ $\Phi_B^+ \Phi_A^+$ $S_B R_B$ $S_A R_A$ $J_B K_B$ $J_A K_A$

0 0	0 0	0 0	0 X	0 X	0 X	0 X
0 0	0 1	0 1	0 X	X 0	1 X	X 0
0 0	1 0	1 0	X 0	0 X	X 0	0 X
0 0	1 1	1 1	X 0	X 0	X 0	X 0

0 1	0 0	0 1	0 X	1 0	0 X	1 X
0 1	0 1	1 0	1 0	0 1	1 X	X 1
0 1	1 0	1 1	X 0	1 0	X 0	1 X
0 1	1 1	0 0	0 1	0 1	X 1	X 1

1 0	0 0	1 1	1 0	1 0	1 X	1 X
1 0	0 1	0 0	0 X	0 1	0 X	X 1
1 0	1 0	0 1	0 1	1 0	X 1	1 X
1 0	1 1	1 0	X 0	0 1	X 0	X 1

1 1	0 0	1 0	1 0	0 X	1 X	0 X
1 1	0 1	1 1	1 0	X 0	1 X	X 0
1 1	1 0	0 0	0 1	0 X	X 1	0 X
1 1	1 1	0 1	0 1	X 0	X 1	X 0

$S_1 S_0$ $\Phi_B \Phi_A$	00	01	11	10
00		X	X	
01	1			1
11		X	X	
10	1			1

$$S_A = \overline{\Phi_A} (S_1 \oplus S_0)$$

$S_1 S_0$ $\Phi_B \Phi_A$	00	01	11	10
00	X			X
01		1 1		
11	X			X
10		1 1		

$$R_A = \Phi_A (S_1 \oplus S_0)$$

$S_1 S_0 \backslash \Phi_B \Phi_A$	00	01	11	10
00			X	X
01		1		X
11	1	1		
10	1		X	

$S_1 S_0 \backslash \Phi_B \Phi_A$	00	01	11	10
00	X	X		
01	X		1	
11			1	1
10		X		1

$$S_B = S_1 \bar{\Phi}_B \bar{\Phi}_A + S_0 \bar{\Phi}_B \Phi_A$$

$$= \bar{\Phi}_B (S_1 \bar{\Phi}_A + S_0 \Phi_A)$$

$$R_B = S_0 \Phi_B \Phi_A + S_1 \Phi_B \bar{\Phi}_A$$

$$= \Phi_B (S_0 \Phi_A + S_1 \bar{\Phi}_A)$$

$S_1 S_0 \backslash \Phi_B \Phi_A$	00	01	11	10
00		X	X	
01	1	X	X	1
11		X	X	
10	1	X	X	1

$S_1 S_0 \backslash \Phi_B \Phi_A$	00	01	11	10
00	X			X
01	X	1	1	X
11	X			X
10	X	1	1	X

$$J_A = S_1 \oplus S_0$$

$S_1 S_0 \backslash \Phi_B \Phi_A$	00	01	11	10
00			X	X
01		1	X	X
11	1	1	X	X
10	1		X	X

$$K_A = S_1 \oplus S_0$$


$S_1 S_0 \backslash \Phi_B \Phi_A$	00	01	11	10
00	X	X		
01	X	X	1	
11	X	X	1	1
10	X	X		1

$$J_B = S_0 \Phi_A + S_1 \bar{\Phi}_A$$

$$K_B = S_0 \Phi_A + S_1 \bar{\Phi}_A$$



Q2. Designing of 8 bit adder using 1 Full Adder and Shift Register



A, B and Y are Shift Register

It will require 8 clock pulses for complete addition of $Y = A + B$.


If we use a FA which is capable of adding more No. of bits, then consequently No. of clock required will reduce proportionately.

Q3} 4 Bit Counter using 2 bit counter

Since for every 4 pulses in Least Significant Bit we need a pulse in Most Significant 2 bit we use NOR gate to the output of last 2 bits (Least Significant Counter In Output)

Φ_B	Φ_A	$CLK_2 = (\Phi_B + \Phi_A)'$
0	0	1
0	1	0
1	0	0
1	1	0

As we can see that for every 4 pulse we get 1 pulse in CLK_2



2 bit using D Flip Flop

