# **Software Design**

Hossam Adel



## Who's your instructor!

- Hossam Adel (+7 year of Experience )
  - Graduated 2011 (Benha University)
  - Master Degree in Embedded System
  - IST Industries (2 year) CAI, EGY
  - Avelabs (2 year) CAI, EGY
  - Thirdwayv (1 year) CAI, EGY
  - Delphi Technologies (+1 year) MI, USA
  - Freelancer Instructor Resala, AMIT, ITI, eCore and Sprints (+5 year)










# Agenda

- Introduction
- Static Design
- Dynamic Design
- TMU (Timer Magnt Unit)
- BCM (Basic Com Module)
- Small OS
- Application Design using RTOS
- References
- Q&A





#### Introduction

#### SW Design

 Software design is the process of envisioning and defining software solutions to one or more sets of problems. One of the main components of software design is the <u>software</u> <u>requirements analysis</u> (SRA).

#### Design Specs


- Compatibility (backward-compate
- Extendibility (add new code)
- Modularity
- Maintainability (easy for debug)
- Reusability
- Robustness (workhard)
- Usability (user interface)
- Scalability (increase input data)






#### Software Design

#### **Bottom Up Design**




#### Top-Down Design





### Static Design (software architecture)

- Static Design have an answer for ...
  - What are the layers we have?
  - Where's the module allocate?






# **Dynamic Design**

Dynamic Design always answer how the modules talk

with each other!






#### **Dynamic Design**

- Super Loop Design
  - Event driven
    - Interrupt base Design
    - Event base Design


- RTOS Design
  - Timing base Design




# **Event Driven Design (EDA)**

- Event Creator
- Event Manager
- Event Consumer

- Sequence Diagram.
- Finite state machine.








#### Super Loop Design

```
void System Init (void)
□ {
     TMU Init();
     BCM Init();
 int main (void)
□ {
     /*init area*/
     System Init();
     /*Super Loop*/
     while (1)
         /* call the dispatch periodic functions */
         /* First has higest Priority */
         TMU Dispatcher();
         BCM Dispather();
         CPU Sleep();
```



#### TMU (Timer Management Unit)


- TMU\_Init
- TMU\_Dispatcher
- TMU\_Start\_Time
- TMU\_Stop\_Time
- TMU\_DeInit



**Event Manager** 



# TMU (Timer Management Unit)





# BCM (Basic Com Module )

How to send 1000 byte?

Draw the Sequence Diagram!





## BCM (Basic Com Module )

- BCM\_Init
- BCM\_Send
- BCM\_Setup\_Receive
- BCM\_RxDispatcher
- BCM\_TxDispatcher
- BCM\_RxUnlock
- Packet [Command Size Data CS]



#### CPU Load

 How to calculate the CPU utilization ?! In Super Loop Design Mechanism.


 Assume we have two Dispatcher functions (TMU and BCM).

- CPU Load = ??
- Twdg = ??



#### OS Design


- Why we use OS ?!
- Where should OS be in the SW architecture?
- Is the OS adding system overhead!





#### Dispatcher VS Scheduler


- Schedulers are special system software which handle process scheduling in various ways. Their main task is to select the jobs to be submitted into the system and to decide which process to run. There are three parts (Long, Medium and Short term).
- Dispatcher is a special program which comes into play after the scheduler. When the scheduler completes its job of selecting a process, it is the dispatcher which takes that process to the desired state/queue. The dispatcher is the module that gives a process control over the CPU after it has been selected by the short-term scheduler. This function involves the following:
  - Switching context
  - Switching to user mode
  - Jumping to the proper location in the user program to restart that program





#### Small OS Design

- Sos\_Init
- Sos\_Run
- Sos\_Create\_Task
- Sos\_Delete\_Task



Task Design and Draw the Sequence Diagram!



# **Application Design Using RTOS**



# **Design Tasks**

- Architect need to decide :
  - N: number of tasks in the system
  - C: Task Capacity
  - T: Task periodicity
  - Ttick : System tick
  - Twdg : Wdg Timer period






 is a priority assignment algorithm used in <u>real-time</u> <u>operating systems</u> (RTOS) with a static-priority scheduling class.

 The static priorities are assigned according to the cycle duration of the job, so a shorter cycle duration results in a higher job priority.




- Ti (Pi, Ci) P: Period, C: Capacity (Processing Time)
  - T1 (3, 0.5) Highest
  - T2 (4,1) Medium
  - T3 (6, 2) Lowest





$$P_i = (T_i, C_i)$$
  $T_i = \text{period } C_i = \text{processing time}$ 






#### RMS vs EDL

#### Compared with the RMS scheduling

- Task1: budget 1ms period 4ms
- Task2: budget 2ms period 6ms
- Task3: budget 3ms period 8ms



CPU usage



Liu & Layland (1973) proved that for a set of n periodic tasks with unique periods, a feasible schedule that will always meet deadlines exists if the <u>CPU</u> utilization is below a <u>specific bound</u> (depending on the number of tasks). The schedulable test for RMS is:

$$U = \sum_{i=1}^n rac{C_i}{T_i} \le n(2^{1/n} - 1) \qquad \qquad \lim_{n o \infty} n(\sqrt[n]{2} - 1) = \ln 2 pprox 0.693147 \dots$$

- U : CPU Utilization
- C: Task Capacity
- T: Task Periodicity
- N : Number of tasks



#### References

Use <a href="https://www.draw.io/">https://www.draw.io/</a> to draw the sequence Diagram

- http://s1.nonlinear.ir/epublish/book/Embedded\_Microco mputer\_Systems\_Real\_Time\_Interfacing\_1111426252.pd
   f
- https://pdfs.semanticscholar.org/a312/430dc5a54a1cae
   78e19f06c3ffa8509015a7.pdf
- https://en.wikipedia.org/wiki/Rate-monotonic\_scheduling



#### **THANK YOU**

Hossam Adel

