KASM Assembly Manual

Richard Hughey

UCSC Kestrel Project
Department of Computer Engineering
Jack Baskin School of Engineering
University of California
Santa Cruz, CA

Technical Report UCSC-CRL-98-11 September, 1998





CONTENTS 2

Contents

1	Introduction	3
2	Running Kasm	3
3	Running Kestrel	3
4	Kasm syntax	3
5	Instruction operands	5
6	Logical Instructions	8
7	Arithmetic Instructions	10
8	Multiplier Instructions	12
9	Selection Instructions	14
10	Comparison Instructions	16
11	Bitshifter Modifiers	18
12	Flag Modifiers	21
13	Other Array Modifiers	2 6
14	Controller Instructions	28
15	Controller Modifiers	32
16	Assembler Directives	34

1 INTRODUCTION 3

1 Introduction

This manual documents the opcodes, fields, and directives supported by the new KASM assembler. The manual assumes familiarity with the Kestrel architecture. The reader is referred to the papers available from the http://www.cse.ucsc.edu/research/kestrel for more information on the system architecture.

2 Running Kasm

The Kasm command line is:

```
newkasm [-g] [-b] [-Dsym=value] [-o outfile] file[.kasm]
```

Where file is a KASM assembly language file. The -g option indicates that the output file should be annotated with debugging information. The -b option, useful in debugging assembly code, indicates that output should be in binary rather than the hexadecimal required by KESTREL The [-D] option can be used to define one or more symbols as if they had define statements in the assembly file. The KASM assembler will output Kestrel object code, and debugging information if requested, into file.ko. The -o option indicates that a different file should be used. Error messages are printed to stderr in a format compatible with Emacs' compile mode.

3 Running Kestrel

KASM programs are run in the Kestrel runtime environment. The KESTREL command line is:

```
kestrel -[s|b] [-debug] objectfile.ko inputfile ouputfile [#procesors]
```

Here, the selection of s or b picks either the simulator or the Kestrel hardware. Use of the Kestrel hardware requires that one of the two Kestrel boards be available and that its socket-based server be running. The debug option places the user immediately in the Kestrel debugger. A series of menus can be used to run or step the program and examine the contents of PEs in either the simulator or the hardware. The object file is the output from the assembler, and the required input and output files have the data for the program, which must be in the order required by the programs. When Kestrel is used to access the simulator, the number of processing elements can be specified (the default is #512, to agree with the hardware).

4 Kasm syntax

KASM assembly code makes use of the opcodes, fields, and directives specified below. A typical KASM line includes one or more compatible opcodes, a destination register, zero to three Kestrel operands, and possibly some instruction modifiers or controller commands. Comments are delimited with semicolons — whenever a semicolon is included in a line, the semicolon and the remainder of the line are ignored.

Opcodes, labels, defines, and macro names are all case insensitive.

Each opcode description includes its operation, syntax, a list (apart from registers) of Kestrel internal state that is used and that is changed, description and comments, and when appropriate a bit pattern. The bit patterns define the behavior of the instruction in the assembler. Bit patters are made up of several single-letter specifiers which are interpreted as follows:

4 KASM SYNTAX 4

- x Does not affect given bit
- 0,1 Bit set to 0 or 1
- z,w Bit defaults to 0 or 1 (can be overridden)
- A,B 1/0 if opA is first operand, 0/1 otherwise (func bits only)
- a,b Default A,B (can be overridden)
- E Either opA or opB must be specified but not both (opA and opB bits only)
- e Default E (can be overridden)
- l Label required in Cimm
- r Required must be specified by another field
- u Unused bit, error if another field sets

Opcodes can generally be listed in any order on a line, except that those that require operands should be listed first to ensure the correct parsing of the operands. For example, to perform an add-min instruction, the code

would generate an error message because the third source operand (L3) is unneeded for an addition. The correct form would place the minc after the add.

It is suggested opcodes and fields that require operands or affect the output of the ALU (such as mp, the arithmetic multi-precision indicator) be placed first on the line, followed by the operands, followed by other modifiers, such controller (for example, jump) and bitshifter control fields (for example, bspush).

Comments, symbolic constants (see define), and macros can be used to make code more readable.

5 Instruction operands

bs Bit shifter opB bs

Description: Select the bitshifter as operand B.

destreg Register destination destreg

Operation: DEST IS REGISTER

Syntax: destreg DEST

Uses: Sets: -

Description: Select a register (specified as L0-L31 or R0-R31) for the destination. All instructions write to a destination register, which defaults to register L0 if not specified. The destination is always the first register on a line of code.

Comments: The DESTREG specifier is optional

 mdr MDR opB mdr

 $\begin{array}{ll} \textbf{Operation:} \ \, \texttt{OPB} \leftarrow \texttt{MDR} & \textbf{Uses:} \ \, \texttt{MDR} \\ \textbf{Syntax:} \ \, \texttt{mdr} & \textbf{Sets:} \ \, \texttt{OPB} \end{array}$

Description: Select the SRAM's memory data register as operand B.

Comments: Use READ on a previous instruction to load the MDR from SRAM.

mhi Multhi opB mhi

Operation: OPB ← MHI
Syntax: mhi
Uses: MHI
Sets: OPB

Description: Set opB to multiplier high byte register mhi, the result of a previous multiply.

opareg Register op A opareg

 Operation:
 OPA ← REGISTER

 Syntax:
 opareg OPA

 Sets:
 −

Description: Select a register (specified as L0-L31 or R0-R31) for operand A.

Comments: The OPAREG specifier is optional.

opbimm

Immediate opB

opbimm

Operation: OPB ← #NNNN Syntax: opbimm #IMM

Uses: -Sets: OpB

Description: Select an immediate as operand B. The immediate can be a signed (-128 to 127) or unsigned decimal (0 to 255), unsigned octal (0000 to 0377), or unsigned hexadecimal (0x00 to 0xff). The immediate is proceeded by a pound sign (#) to distinguish it from the controller immediate. See also SCRTOIMM.

Comments: The OPBIMM specifier is optional.

opbreg

Register opB

opbreg

Operation: OPB \leftarrow OPC Syntax: opbreg OPC

Uses: -Sets: OpB

Select a register (specified as L0-L31 or R0-R31) for operand B. If operand C is used in this Description: instruction, the same register must be specified for operand C and operand B. Because of this restriction, the assembler prefers to assign register operands to operand A rather than operand B where possible.

Comments: The OPBREG specifier is optional.

opbsreg

Sign extend Register opB

opbsreg

Operation: OPB \leftarrow OPC[7] Syntax: opbsreg OPC

Uses: -Sets: OpB

Select the sign extension of a register (specified as SL0-SL31 or SR0-SR31) for operand B. If operand C is used in this instruction, the same register must be specified for operand C and operand B. **Comments:** The OPBSREG specifier is optional.

> x xxxxx x x x x xxxxx xxxx xx x x 001 xxxxxx rrrrr xxxxxx xxxxxxxx

opcreg

Register opC

opcreg

Operation: OPC ← REGISTER

Uses: -Sets: -

Syntax: opcreg OPA

Select a register (specified as L0-L31 or R0-R31) for operand C. This register may also be accessed or used as operand B.

Comments: The OPCREG specifier is optional

smdr

Sign extend MDR opB

smdr

Operation: OPB \leftarrow SGNEx (MDR[7])

Uses: Mdr Sets: OpB

Syntax: smdr

Select the sign extension of the memory data register as operand B.

Description: Use READ on a previous instruction to load the MDR from SRAM. Comments:

> fr alu c m l f flag ce func i p c i bus bit res sram opB opA opC dest array shift mx r w sel register register register immediate x xxxxx x x x x xxxxx xxxx xx x x 011 xxxxxx xxxxxx xxxxxx

smhi

smhi Sign extend multhi opB

 $\begin{array}{ll} \textbf{Operation:} \ \, \text{OPB} \leftarrow \text{SGNEx} \ (\text{MHI}[7]) & \textbf{Uses:} \ \, \text{MHI} \\ \textbf{Syntax:} \ \, \text{smhi} & \textbf{Sets:} \ \, \text{OPB} \\ \end{array}$

Description: Set opB to sign extension of the multiplier high byte, the result of a previous multiply.

6 Logical Instructions

 AND And AND

Operation: RESULT ← OPB ∧ OPA Syntax: AND DEST, OPB, OPA Uses: Sets: -

Description: Logical and.

INVERT Invert Operand INVERT

Operation: RESULT $\leftarrow \neg OP1$

Uses: -Sets: -

Syntax: INVERT DEST, [OPA or OPB]

Description: The 1s complement of operand A or B.

MOVE Move MOVE

Operation: RESULT ← OP1

Uses: -Sets: -

Syntax: MOVE DEST, [OPA or OPB]

Description: Move operand A or operand B to destination.

Comments: Register OpC and can be used with SRAM or for comparison as move takes place.

MOVEC Move Operand C MOVEC

Operation: RESULT ← OPC
Syntax: MOVEC DEST, OPC

Uses: -

Sets: -

Description: Move register operand C to destination.

Comments: This should only be used if the ALU is producing a flag or state of interest at the same time. For example, MOVEC SUB L2,L3,MDR,R2,fbats,push will, at the same time as copying R2 to L2 via operand C, subtract the MDR from L3, place that sign on the flag bus and push that bit onto the bitshifter, turning off PEs for which L3 is less than the MDR. SRAM base plus register addressing is not available during a MOVEC.

NAND Nand NAND

Operation: Result $\leftarrow \neg$ (opA \land opB)

Uses: -

Syntax: NAND DEST, OPB, OPA

Sets: -

Description: Bitwise NAND function.

NOP	NOP	NOP				
Operation: - Syntax: NOP		Uses: - Sets: -				
Description: N						
	fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x 00101 0 0 0 z xwxxx zzzz zz z zzz 2000000 000000 000000 xxxxxxxxx					
NOR	Nor	NOR				
Operation: RESULT $\leftarrow \neg(OPA \lor OPB)$ Syntax: NOR DEST, OPB, OPA						
Description: B	itwise NOR function.					
	fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x 01110 0 0 0 x xxxxx xxxx xx x x rrr rrrrrr xxxxxxx rrrrrr					
OR	\mathbf{Or}	OR				
Operation: RESU Syntax: OR DEST		Uses: - Sets: -				
Description: B	itwise OR function.					
	fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x 00001 0 0 0 x xxxxx xxxx xx x x rrr rrrrrr xxxxxxx rrrrrr					
XNOR	Exclusive NOR	XNOR				
Description: Bitwise exclusive NOR.						
	fr alu cm f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x 00110 0 0 0 x xxxxx xxxx xx x x rrr rrrrrr xxxxxx rrrrrr					
XOR	Exclusive OR	XOR				
Description: B	itwise exclusive OR.					

7 Arithmetic Instructions

 ADD Add ADD

Operation: RESULT \leftarrow OPB + OPA Syntax: ADD DEST, OPB, OPA

Uses: Sets: CARRY

Description: Addition of two bytes. Use ADD MP on high bytes for multiprecision addition. Use ADD C1 for low byte of A + B + 1.

ADDXX

Add, Operand to self

ADDXX

Operation: RESULT ← OP1 + OP1
Syntax: ADDXX DEST, [OPA or OPB]

Uses: Sets: CARRY

Description: Add operand A or B to itself. Use ADDXX C1 to add 1 more and ADDXX MP for higher bytes.

ADDXZ

Add, Zero and Operand

ADDXZ

Operation: RESULT ← OP1 + 0 Syntax: ADDXZ DEST, [OPA or OPB] Uses: Sets: CARRY

Description: Add operand A or B to zero. Use ADDXZ C1 to increment with ADDXZ MP for the higher bytes. Use ADDXZ MP to add the carry latch to the operand.

ADDZZ

Add, Zero

ADDZZ

Operation: RESULT $\leftarrow 0 + 0$ Syntax: ADDZZ DEST Uses: Sets: CARRY

Description: Copy 0 to destination. Use ADDZZ C1 for 1 and ADDZZ MP to copy the carry latch to the destination.

mp

Arithmetic Multiprecision Indicator

mp

Operation: MP $\leftarrow 1$ Syntax: mp

Uses: CARRY
Sets: CARRY

Description: Set the ALU to use multiprecision mode. Does not affect multiplier or comparator operation.

SUB Subtract, op1 and op2 SUB

Operation: RESULT ← OP1 - OP2Uses: -Syntax: SUB DEST, OPB, OPASets: CARRY

Description: Subtract operands A and B in either order.

Comments: Use SUB for low byte of multiprecision subtract, SUB MP for higher bytes. Use SUB B1 to subtract an additional 1.

SUBXZ Subtract, Operand and Zero SUBXZ

Description: Subtract Zero from operand A or B. Use SUBXZ MP for higher bytes and SUBXZ B1 to decrement.

SUBZX Subtract, Zero and Operand SUBZX

Operation: RESULT \leftarrow 0 - OP1Uses: -Syntax: SUBZX DEST, [OPA or OPB]Sets: CARRY

Description: Subtract operand A or B from Zero. Use SUBZX MP for higher bytes. Use SUBZX B1 to subtract one more.

SUBZZ Subtract, Zero SUBZZ

Operation: RESULT $\leftarrow 0 - 0$ Uses: - Syntax: SUBZZ DEST Sets: CARRY

Description: Copy 0 to destination. Use SUBZZ B1 for -1 and SUBZZ MP to place -1 in the destination if there was a borrow on the previous subtract.

Syntax: addmc OPC

Uses: -

Sets: MHI

8 Multiplier Instructions

addmc Multiply, Adding C addmc

Operation: $(MHI, DEST) \leftarrow PRODUCT + OPC$

Uses: – Sets: MH1

Description: Add unsigned register operand C to the product of a multiply. Modifier for MULT, MULSA, MULTSB, and MULTSAB.

Comments: This is used to bring down partial products from the previous row of multiplication in a multi-precision multiply. For example, in multiplying (1,2,3) by (4,5,6), the results of (1,2,3) by (6) are stored in registers. In multiplying (1,2,3) by (5), the appropriate registers are added back into the multiplication.

addmhi Multiply, Adding MHi addmhi

Operation: (MHI,DEST) ← PRODUCT + MHI
Syntax: addmhi
Uses: MHI
Sets: MHI

Description: Add unsigned register Mhi to the product of a multiply. Modifier for MULT, MULSA, MULTSB, and MULTSAB.

Comments: This is used to chain partial products in the current row in a multi-precision multiply. For example, in multiplying (1,2,3) by (4,5,6), the (3) by (6) multiply is a basic MULT, while the (2) by (6) multiply used ADDMHI to add in the high byte of the just-performed multiply. The (3) by (5) multiply will use ADDMC to add in the second byte of (1,2,3) by (6), while the (2) by (5) multiply will use both ADDMC to add in the third byte of the previous row and ADDMHI to add in the high byte of the (3) by (5) multiply.

MULT Multiply MULT

Operation: (MHI,DEST) ← OPA × OPB Syntax: MULT DEST, OPB, OPA

Description: Multiply two unsigned bytes to produce a two-byte result.

Comments: Use for the first multiply of signed or unsigned multibyte multiplies. Use with ADDMHI and ADDMC for all partial products not involving a signed byte.

MULTSA Multiply, signed A MULTSA

Operation: $(MHI,DEST) \leftarrow \pm OPA \times OPB$ Syntax: MULTSA DEST, OPB, OPA
Sets: MHI

Description: Multiply a signed operand A with an unsigned operand B to produce a 2-byte result. **Comments:** Use in place of MULT when dealing the sign byte (MSB) of a signed operand A and an unsigned byte of operand B.

MULTSAB

Multiply, signed A and B

MULTSAB

Operation: (MHI,DEST) $\leftarrow \pm \text{ OPA} \times \pm \text{ OPB}$ Syntax: MULTSAB DEST, OPB, OPA

Uses: – Sets: MHI

Description: Multiply two signed operands A and B to produce a 2-byte result.

Comments: Use in place of MULT when multiplying the sign bytes (MSBs) of signed operands A and B.

MULTSB

Multiply, signed B

MULTSB

Operation: (MHI,DEST) ← OPA × ± OPB Syntax: MULTSB DEST, OPB, OPA Uses: – Sets: MHI

Description: Multiply an unsigned operand A with a signed operand B to produce a 2-byte result. **Comments:** Use in place of MULT when dealing with the sign byte (MSB) of a signed operand B and an unsigned byte of operand A.

9 Selection Instructions

MAXC Maximize with C MAXC

Operation: DEST ← MAX(RESULT, OPC)
Syntax: MAXC DEST, [OPA or OPB], OPC

Uses: Sets: CMP

Description: Select the maximum of the result and operand C. Use on top byte of multiprecision operands (MAXC CMP on lower bytes). May be used with two operands by itself or with an ALU instruction.

MINC Minimize with C MINC

Operation: DEST ← MIN(RESULT, OPC)
Syntax: MINC DEST, [OPA or OPB], OPC

Uses: Sets: CMP

Description: Select the minimum of the result and operand C. Can use directly with a single operand or combine with an ALU instruction as in ADD MINC dest, op1, op2, opC. For multiprecision addmin, use ADD on the lowest bytes saving to a register, ADD MP on the middle bytes saving to a register, ADD MP MINC on the top byte, and MINC CMP on the saved registers and lower bytes of the comparison operand.

fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x zzabw z z z 1 00000 xxxx 11 x x eee eeeeee rrrrrr rrrrrr xxxxxxxxx

MODMAXC

Maximize with C, Mod 246

MODMAXC

Operation: DEST ← MODMAX(RESULT, OPC)
Syntax: MODMAXC DEST, [OPA or OPB], OPC

Uses: Sets: CMP

Description: Select the mod-256 maximum of the result and operand C. Use on top byte of multiprecision operands with MODMAXC CMP on lower bytes. May used with two operands by itself or with an ALU instruction.

fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x zzabw x x x 0 00010 xxxx 11 x x eee eeeeee rrrrrr rrrrrr xxxxxxxxx

MODMINC

Minimize with C, Mod 256

MODMINC

 $\begin{array}{ll} \textbf{Operation:} \ \ \mathsf{DEST} \leftarrow \mathtt{MODMIN}(\mathtt{RESULT}, \ \mathsf{OPC}) \\ \textbf{Syntax:} \ \ \ \mathsf{MODMINC} \ \ \mathsf{DEST}, \ \ [\mathsf{OPA} \ \ \mathit{or} \ \mathsf{OPB}], \ \ \mathsf{OPC} \\ \end{array}$

Uses: Sets: CMP

Description: Select the mod-256 minimum of the result and operand C. Use on top byte of multiprecision operands with MODMINC CMP on lower bytes. May be used with two operands by itself or with an ALU instruction.

SELECTC Select SELECTC

 Operation: DEST ← (FLAG=0) ? OPC : RESULT
 Uses:

 Syntax: SELECTC DEST, [OPA or OPB], OPC
 Sets:

Description: Asserted low selection. Select between operand C and the result according to the specified flag. May be used with two operands by itself or with an ALU instruction.

Comments: Select may be done top-down or bottom-up. Selection between (1,2)+(3,4) and (5,6) into (7,8) requires three instructions: ADD 8,2,4 followed by ADD MP SELECT 7,1,3,5 followed by SELECT 8,8,6. The chosen flag must be specified with each selection command, and (3,4) is a non-register operand B. FBINV may be used to change the polarity of the selection.

fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x zzabw x x z rrrrr xxxx 11 x x eee eeeeee rrrrrr rrrrrr xxxxxxxx

SMAXC

Maximize with C, Signed

SMAXC

 Operation:
 DEST ← MAX(RESULT, OPC)

 Syntax:
 SMAXC DEST, [OPA or OPB], OPC

 Sets:
 CMP

Description: Select the maximum of the signed result and signed operand C. Use on top byte of multiprecision operands with SMAXC CMPSWAP with swapped register operands on lower bytes. May be used with two operands by itself or with an ALU instruction.

Comments: See comment for CMPSWAP on operand swaping.

SMINC

Minimize with C, Signed

SMINC

Operation: DEST ← MIN(RESULT, OPC)
Syntax: SMINC DEST, [OPA or OPB], OPC

Uses: Sets: CMP

Description: Select the minimum of the signed result and signed operand C. Use on top byte of multiprecision operands and SMINC CMPSWAP with swapped register operands on the lower bytes. May be used with two operands by itself or with an ALU instruction.

Comments: See comment for CMPSWAP on operand swapping.

fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x zzabw x x x 0 00001 xxxx 11 x x eee eeeeee rrrrrr rrrrrr xxxxxxxxx

cmp

10 Comparison Instructions

-

Operation:
Syntax: cmp
Sets: CMP

Comparator multiprecision

Description: (Calls internal kasm function.) Use for low bytes of a multiprecision selection or comparison

instruction.

cmp

Comments: Cannot be used with signed comparison operations; instead use CMPSWAP.

cmpswap

Comparator multiprecision

cmpswap

Operation:
Syntax: cmpswap
Sets: CMP

Description: (Calls internal kasm function.) Use for low bytes of a multiprecision selection or comparison instruction.

Comments: Can only be used with signed min/max/comparison operation. The low byte operands must be in the opposite order from the high byte operands. In general, only signed register-register comparisons can be performed because the various operand B alternatives (mdr, immediate, etc) cannot be used as an operand A. For example, if taking the signed maximum of (2,1) and (4,3) into (8,7), the appropriate instructions are SMAXC 8,2,4 and SMAXC CMPSWAP 7,3,1.

EQUALC

Equal to C

EQUALC

Operation: FLAG \leftarrow 0 IF RESULT < C Syntax: EQUALC [OPA or OPB], OPC

Uses: CMP Sets: -

Description: Asserted-low unsigned comparison check. Single precision. For multiprecision, perform a multiprecision LTC/LTC MP on the data and on the next instruction use EQLATCH to put the equality latch on the flag bus and FBINV to make it asserted-low. Use with MOVE or other ALU instruction.

Comments: This instruction is geared for use on the bitshifter. A push will maintain activity in all PEs for which the condition holds. The flag bus can be inverted with FBINV to directly set the MASK, save an asserted-high value, or complement the test.

LTC Less than C LTC

Operation: FLAG \leftarrow 0 IF RESULT < C Syntax: LTC [OPA or OPB], OPC

Uses: Sets: CMP

Description: Asserted-low unsigned comparison check. Use for first (top) byte, with LTC CMP for lower bytes. Can be used with MOVE to compare two operands or with an arithmetic instruction such as ADD. **Comments:** This instruction is geared for use on the bitshifter. A push will maintain activity in all PEs for which the condition holds. The flag bus must be inverted with FBINV to directly set the MASK or save an asserted-high value. Use FBINV for greater than or equal. To perform a less-than-or-equal check onto the bitshifter, do, for example, LTC PUSH followed by NOP EQLATCH FBINV BSOR

SLTC Signed Less than C SLTC

Description: Asserted-low signed comparison check. Use for first (top) byte, with SLTC CMP for lower bytes (SLTC CMPSWAP, with operands swapped, if FBINV is set). Use with MOVE or other ALU instruction.

Comments: This instruction is geared for use on the bitshifter. A push will maintain activity in all PEs for which the condition holds. The flag bus must be inverted with FBINV to directly set the MASK or save an asserted-high value. Use FBINV for greater than or equal. To perform a less-than-or-equal check onto the bitshifter, do, for example, SLTC PUSH followed by NOP EQLATCH FBINV BSAND

Uses: BS

Uses: -

Uses: BS

11 Bitshifter Modifiers

bsand And bitshifter bsand

Operation: $BS[7] \leftarrow BS[7] \land FLAG$, $MASK \leftarrow NOR(BS)$

Syntax: bsand Sets: BS,Msk

Description: And the flag bit into the MSB of the bitshifter. Both the flag and BS[7] are asserted LOW

for this operation.

Comments: Occurs in all PEs. Mask bit is changed.

bsclear Clear bitshifter bsclear

Operation: BS $\leftarrow 0$, MASK \leftarrow MASK

Syntax: bsclear Sets: BS

Description: Clear the bitshifter.

Comments: Occurs in all PEs. Mask bit is NOT changed.

bsclearm Clear bitshifter set mask bsclearm

Operation: BS $\leftarrow 0$, MASK $\leftarrow 1$

Syntax: bsclearm Sets: BS,Msk

Description: Clear the bitshifter.

Comments: Occurs in all PEs. Mask bit is changed.

bscondlatch Conditional bitshifter latch bscondlatch

Description: Conditionally latch the instruction result in the bitshifter.

Comments: Occurs in PEs with asserted Mask flag.

bscondleft Conditional left shift bscondleft

Operation: $BS[7:0] \leftarrow (BS[6:0],FLAG)$ Uses: BS

Syntax: bscondleft Sets: BS

Description: Left-shift the bitshifter, appending the flag.

Comments: Occurs only in unmasked PEs.

bscondright

Conditional right shift

bscondright

Operation: $BS[7:0] \leftarrow (FLAG, BS[7:1])$

Syntax: bscondright

Uses: BS Sets: BS

Description: Right-shift the bitshifter, prepending the flag.

Comments: Occurs only in unmasked PEs.

bsflagmask

Flag Mask

bsflagmask

Operation: MASK ← FLAG
Syntax: bsflagmask

Uses: – Sets: Msk

Description: Copy the specified flag bit to the mask register. **Comments:** Occurs in all PEs regardless of Mask value.

bslatch

Unconditional bitshifter latch

bslatch

Operation: BS \leftarrow RESULT, MASK \leftarrow NOR(BS)

Syntax: bslatch

Uses: BS Sets: BS,Msk

Description: Unconditionally latch the instruction result in the bitshifter.

Comments: Occurs in all PEs. Mask bit is changed.

bsnot

Not bitshifter

bsnot

Operation: $BS[7] \leftarrow \neg BS[7]$, $MASK \leftarrow NOR(BS)$

Syntax: bsnot

Uses: BS Sets: BS,Msk

Description: Complement the MSB of the bitshifter. Use for Else clause.

Comments: Occurs in all PEs. Mask bit is changed.

bsnotmask

Not Mask

bsnotmask

Operation: Mask $\leftarrow \neg$ Mask

Syntax: bsnotmask

Uses: MSK
Sets: MSK

Description: Complement the mask flag.

Comments: Occurs in all PEs regardless of Mask value.

20

bsor Or bitshifter bsor

Operation: $BS[7] \leftarrow BS[7] \vee FLAG$, $MASK \leftarrow NOR(BS)$

Syntax: bsor

 \forall FLAG, MASK \leftarrow NOR(BS)

Uses: BS
Sets: BS,MSK

Description: Or the flag bit into the MSB of the bitshifter. Both the flag and BS[7] are asserted LOW for this operation.

Comments: Occurs in all PEs. Mask bit is changed.

bspop Pop bitshifter bspop

Operation: $BS[7:0] \leftarrow (BS[6:0],0), MASK \leftarrow NOR(BS)$

Syntax: bspop

Uses: BS Sets: BS,MSK

Description: Shift bitshifter. Use for complete a conditional nesting level.

Comments: Occurs in all PEs. Mask bit is changed.

bspopnot Not bitshifter bspopnot

Operation: $BS[7:0] \leftarrow (!BS[6],BS[5:0],0), MASK \leftarrow NOR(BS)$

Syntax: bspopnot

 $egin{array}{c} \mathbf{Uses:} \ \mathbf{BS} \\ \mathbf{Sets:} \ \mathbf{BS}, \mathbf{MsK} \end{array}$

Description: Shift bitshifter and Complement the new MSB of the bitshifter. Use for Else clause at one-greater nesting level.

Comments: Occurs in all PEs. Mask bit is changed.

bspush Push bitshifter bspush

Operation: $BS[7:0] \leftarrow (FLAG, BS[7:1]), MASK \leftarrow NOR(BS)$

Syntax: bspush

Uses: BS Sets: BS,Msk

Uses: BS

Description: Push a new condition on the bitshifter and reset the Mask.

Comments: Occurs in all PEs. Mask bit is changed.

bsset Set bitshifter bsset

Operation: BS[7] \leftarrow FLAG, MASK \leftarrow NOR(BS)

Syntax: bsset Sets: BS,Msk

Description: Set the MSB of the bitshifter. Use for Else clause.

Comments: Occurs in all PEs. Mask bit is changed.

12 FLAG MODIFIERS 21

12 Flag Modifiers

fbaco fbaco ALU carry out **Operation:** $FLAG \leftarrow ACO$ Uses: -Sets: -Syntax: fbaco **Description:** Set flag bus to the carry out from the ALU. fbats fbats ALU true sign **Operation:** FLAG \leftarrow ATS Uses: -Syntax: fbats Sets: -**Description:** Set flag bus to ALU's true sign output. fbbs0 fbbs0Bitshifter 0 Uses: BS Operation: FLAG \leftarrow BS0 Syntax: fbbs0 Sets: -**Description:** Set flag bus to the LSB of the bitshifter. fbbs7 fbbs7 Bitshifter 7 Operation: FLAG \leftarrow BS7 Uses: BS Syntax: fbbs7 Sets: -**Description:** Set flag bus to the MSB of the bitshifter. fbbsnor fbbsnor Bitshifter NOR Uses: BS Operation: FLAG \leftarrow BSNOR Syntax: fbbsnor Sets: -**Description:** Set flag bus to the NOR of the bitshifter. bit res sram opB opA opC dest array shift mx r w sel register register register immediate fr alu c m l f flag ce func i p c i bus fbcbo fbcbo Comparator borrow out Uses: CMP Operation: FLAG \leftarrow CBO

Syntax: fbcbo

Description: Set flag bus to comparator's borrow out.

 Sets: CMP

fbclatch fbclatch Carry latch Uses: CARRY **Operation:** FLAG ← CLATCH Syntax: fbclatch Sets: -**Description:** Set flag bus to ALU's carry latch. fbcmsb fbcmsb Comparator MSB Operation: FLAG \leftarrow CMSB Uses: CMP Sets: CMP Syntax: fbcmsb **Description:** Set flag bus to the comparator's MSB. fbcts fbcts Comparator true sign Uses: CMP Operation: FLAG \leftarrow CTS Sets: CMP Syntax: fbcts **Description:** Set flag bus to comparator true sign. fbeq fbeq **Equal** Operation: $FLAG \leftarrow EQ$ Uses: CMP Syntax: fbeq Sets: -Description: Set flag bus to the comparators equal output. fbeglatch fbeglatch Eqlatch Operation: $FLAG \leftarrow EQLATCH$ Uses: CMP Syntax: fbeqlatch Sets: -**Description:** Set flag bus to the comparator's equality latch .

fbmeshd16 fbmeshd16 Meshd16

Uses: BS

Sets: -

Operation: FLAG \leftarrow MESHD16

Syntax: fbmeshd16

Description: Set flag bus to meshd16.

fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate fbmeshd32 fbmeshd32 Meshd32 Operation: FLAG \leftarrow MESHD32 Uses: BS Syntax: fbmeshd32 Sets: -**Description:** Set flag bus to meshd32. fbmeshd8 fbmeshd8 Meshd8 **Operation:** FLAG ← MESHD8 Uses: BS Syntax: fbmeshd8 Sets: -**Description:** Set flag bus to meshd8. fbmeshl1 fbmeshl1 Meshl1 Uses: BS Operation: $FLAG \leftarrow MESHL1$ Syntax: fbmeshl1 Sets: -Description: Set flag bus to meshl1. fbmeshl2 fbmeshl2 Meshl2 Operation: FLAG \leftarrow MESHL2 Uses: BS Syntax: fbmeshl2 Sets: -**Description:** Set flag bus to meshl2. fbmeshl4 fbmeshl4 Meshl4 Operation: $FLAG \leftarrow MESHL4$ Uses: BS Syntax: fbmeshl4 Sets: -Description: Set flag bus to meshl4. fbmeshr1 fbmeshr1 Meshr1 **Operation:** FLAG ← MESHR1 Uses: BS Syntax: fbmeshr1 Sets: -

Set flag bus to meshr1.

Description:

12 FLAG MODIFIERS 24

fbmeshr2 fbmeshr2 Meshr2 Operation: $FLAG \leftarrow MESHR2$ Uses: BS Syntax: fbmeshr2 Sets: -**Description:** Set flag bus to meshr2. fbmeshr4 fbmeshr4 Meshr4 **Operation:** FLAG ← MESHR4 Uses: BS Syntax: fbmeshr4 Sets: -**Description:** Set flag bus to meshr4. bit res sram opB opA opC dest array shift mx r w sel register register register immediate fr alu c m l f flag ce func i p c i bus fbmeshu16 fbmeshu16 Meshu16 Uses: BS **Operation:** FLAG ← MESHU16 Syntax: fbmeshu16 Sets: -**Description:** Set flag bus to meshu16. fbmeshu32 fbmeshu32 Meshu32 Operation: FLAG \leftarrow MESHU32 Uses: BS Syntax: fbmeshu32 Sets: -**Description:** Set flag bus to meshu32. fbmeshu8 fbmeshu8 Meshu8 **Operation:** FLAG ← MESHU8 Uses: BS Syntax: fbmeshu8 Sets: -Description: Set flag bus to meshu8. **f**bminlatch **f**bminlatch Min latch

Operation: FLAG ← MINLATCH
Syntax: fbminlatch

Description: Set flag bus to comparator's min latch.

 Uses: CMP

Sets: -

12 FLAG MODIFIERS 25

fbwor fbwor $\mathbf{Wired\text{-}or}$

Operation: $FLAG \leftarrow WOR$

Syntax: fbwor

Sets: -**Description:** Set flag bus to wired-or of all PEs in the same group of 64.

Uses: BS

13 Other Array Modifiers

b 0	Borrow-in 0	b0	
Operation: CIN ← Syntax: b0	- ¬ 0	Uses: - Sets: -	
Description: Us	e a borrow-in of 0 (equivalent to c1)		
	fr alu cm f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x xxxxxx 1 x x x xxxxx xxxxx xxxxx xxxxxx		
b1	Borrow-in 1	b 1	
Operation: CIN ← Syntax: b1	- ¬ 1	$egin{array}{ll} \mathbf{Uses:} \ - \\ \mathbf{Sets:} \ - \end{array}$	
Description: Us	e a borrow-in of 1 (equivalent to c0)		
	fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x xxxxxx 0 x x x xxxxx xxxxx xxxxx xxxxxx		
c0	Carry-in 0	c0	
Operation: CIN ← Syntax: c0	- 0	$egin{array}{ll} \mathbf{Uses:} \ - \\ \mathbf{Sets:} \ - \end{array}$	
Description: Set	t the ALU's carry-in to 0		
	fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x xxxxxx 0 x x x xxxxx xxxxx xxxxx xxxxxx		
c1	Carry-in 1	c 1	
Operation: CIN ← Syntax: c1	- 1	Uses: - Sets: -	
Description: Set the ALU's carry-in to 1			
	fr alu c m l f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate x xxxxx 1 x x x xxxxx xxxx xxx xx xx x x xxxxx xxxx		
fbinv	Flag invert	fbinv	
Operation: FLAG Syntax: fbinv	← ¬FLAG	Uses: - Sets: -	
Description: (Cainstruction.	alls internal kasm function.) Invert the flag bus value from that defined by	the associated	
	fr alu c m $_{\parallel}$ f flag bit res sram opB opA opC dest array ce func i p c i bus shift mx r w sel register register register immediate		

force Force operation force

Operation:
Syntax: force
Uses: Sets: -

Description: Require all PEs to perform the given instructions regardless of Mask flag or Begin-Cond/EndCond state.

Comments: Bitshifter operations geared to conditional processing include an implicit force for the bitshifter operation.

read Read SRAM read

 Operation:
 MDR ← SRAM[ADDRESS]
 Uses: −

 Syntax:
 read #IMM
 Sets: MDR

Description: (Calls internal kasm function.) Perform a read from the local memory. Address can be of several forms: read (#nnn), read (L3), or read (#nnn + L3), where L3 can be any register. Memory addressing always uses the immediate field, so the second form includes an implicit + #0. When a register is specified in an address, it is operand C. Thus, memory operations are generally not performed with comparator instructions. The data retrieved is placed in the memory data register for use during subsequent instructions.

Comments: Only one SRAM operation (read or write) is permitted in an instruction.

write Write SRAM write

 $\begin{array}{lll} \textbf{Operation:} & SRAM[\texttt{ADDRESS}] \leftarrow \texttt{RESULT} & \textbf{Uses:} - \\ \textbf{Syntax:} & \texttt{write} \; \#Imm & \textbf{Sets:} \; SRAM \end{array}$

Description: (Calls internal kasm function.) Perform a write to the local memory. Address can be of several forms: write (#nnn), write (L3), or write (#nnn + L3), where L3 can be any register. Memory addressing always uses the immediate field, so the second form includes an implicit + #0. When a register is specified in an address, it is operand C. Thus, memory operations are generally not performed with comparator instructions.

14 Controller Instructions

arrtoq Array to Q Out arrtoq

Operation: QOUT, SCRATCH ← ARRAY

Uses: Sets: -

Syntax: arrtog DEST

Description: Write the array's output to the output queue and the controller's scratch register. If the destination register is a left register, the output value is the value written by the leftmost processing element and register bank. If the destination is a right register, the output value is from the rightmost processing element.

Comments: If the outputting PE is masked, no output is produced.

arrtoscr Array to Scratch arrtoscr

Operation: SCRATCH ← ARRAY Syntax: arrtoscr DEST

.......

Uses: Sets: -

Description: Write the array's output to the controller's scratch register. If the destination register is a left register, the output value is the value written by the leftmost processing element and register bank. If the destination is a right register, the output value is from the rightmost processing element.

Comments: If the outputting PE is masked, no output is produced.

beginloop Begin loop beginloop

Operation:

Uses: -

Syntax: beginloop CIMM

Sets: -

Description: (Calls internal kasm function.) A controller loop includes a BeginLoop with a controller immediate as argument, which pushes a new counter onto the counter stack. The matching EndLoop will decrement the counter and branch back if the counter is not -1.

Comments: The ASSEMBLER will automatically decriment your controller immediate value so that the number of iterations is the same as the value of the controller immediate. This decriment will be removed with the controller redesign, in which the counter comparison will be to 0 rather than -1.

beginloopscr

Begin loop scratch

beginloopscr

Operation: Uses: -

Syntax: beginloopscr Sets: -

Description: (Calls internal kasm function.) An assembler pseudo-instruction (no machine code is generated) for beginning a loop with a preloaded loop counter. The assembler will match this with a nested EndLoop. To preload the counter from, for example, the input queue, perform: qintoscr, cntpush 0; nop; scrtocntlo, qintoscr; nop; scrtocnthi, beginLoopScr; ...; endLoop. The matching EndLoop will decrement the counter and branch back if the counter is not -1.

Comments: WARNING: The controller redesign will include modifying the branch condition to the expected branch if counter is not 0. This will modify the semantics of this instruction because the decriment applied by the assembler with beginLoop is not applied to beginLoopScr. A beginLoopScr will iterate one more time than the value loaded into the loop counter. In the above example, the NOPs are required because the scratch register is always written at the start of the next instruction. This is because the scratch register is normally used for array outputs.

cbstoscr

Controller BS to scratch

cbstoscr

 $\begin{array}{ll} \textbf{Operation: } SCR \leftarrow CBS & \textbf{Uses: -} \\ \textbf{Syntax: } cbstoscr & \textbf{Sets: -} \end{array}$

Description: Copy the controller's bit shifter register to the scratch register.

cntpush

Counter push

cntpush

 Operation: COUNT ← CONTIMM
 Uses:

 Syntax: cntpush CIMM
 Sets:

Description: Push the 16-bit controller immediate onto the counter stack. This is identical to a BeginLoop except that the assembler does not generate a looping label

endloop End loop endloop

Operation:
Syntax: endloop Label
Sets: -

Description: (Calls internal kasm function.) A controller loop includes a BeginLoop with a controller immediate as argument, which pushes a new counter onto the counter stack. The matching EndLoop will decrement the counter and branch back if the counter is not -1.

Comments: WARNING: The semantics of this instruction will change to branch back if counter is not 0 after decrement in the controller redesign. This will not affect BeginLoop/EndLoop because of the automatic decrement, but will affect CNTPUSH and BEGINLOOPSCR.

jdcntnz Jump decrement counter not zero jdcntnz

Operation: Uses: -

Syntax: jdcntnz Label Sets: -

Description: Jump if the controller's top of counter stack is not zero before the decrement.

Comments: WARNING: The semantics of this instruction will change to branch back if counter is not 0 after decrement in the controller redesign. Identical to endLoop, but without the assembler matching the label up with the appropriate beginLoop.

 ${
m jump}$ ${
m jump}$

Operation: Uses: -

Syntax: jump Label Sets: -

Description: Jump to the specified label.

 ${
m f jumpwor}$ Jump on wired or ${
m f jumpwor}$

Operation: Uses: -

Syntax: jumpwor Label Sets: -

Description: Jump to the specified label if the array's wired-or is 1. **Comments:** There may be unresolved timing issues with this instruction.

qtoarr Queue In to Array qtoarr

 Operation: ARRAY ← QIN
 Uses:

 Syntax: qtoarr DEST
 Sets:

Description: Use the next input queue value as the array input. If the destination register is a left register, the input value is written to the rightmost register bank. If the destination is a right register, the input value is written to the left register bank.

qtoscr Queue in to scratch qtoscr

 $\begin{array}{c} \textbf{Operation: } SCR \leftarrow QIN \\ \textbf{Syntax: } \textbf{qtoscr} \end{array} \qquad \begin{array}{c} \textbf{Uses: } - \\ \textbf{Sets: } - \end{array}$

Description: Place a byte from the input queue in the controller's scratch register.

Scrtoarr Scratch to Array Scrtoarr

 Operation: ARRAY ← SCRATCH
 Uses:

 Syntax: scrtoarr DEST
 Sets:

Description: Use the controller's scratch register as the array input. If the destination register is a left register, the input value is written to the rightmost register bank. If the destination is a right register, the input value is written to the left register bank.

scrtoimm Scratch to immediate scrtoimm

Operation:
Syntax: scrtoimm
Sets: -

Description: Replace the array immediate field with the controller's scratch register. Can also be expressed as #scr wherever an immediate is used.

Comments: Do not change the scratch register on the previous instruction.

15 Controller Modifiers

breakpoint Breakpoint breakpoint

Operation: Uses: -

Syntax: breakpoint Sets: -

Description: Set a program breakpoint.

cbsload Controller BS load cbsload

Operation: Uses: -

Syntax: cbsload Sets: -

Description: Load the controller's Bitshifter with the 8 wired-OR signals.

cbssleft Controller BS shift cbssleft

Operation: Uses: -

Syntax: cbssleft Sets: -

Description: Shift a wired-or bit onto the low bit of the controller's bitshifter.

forcegout Force Qout forcegout

Operation: Uses: -

Syntax: forcequit Sets: -

Description: Force write to output queue regardless of array mask output.

scrtocnthi Scratch to Counter High scrtocnthi

Operation: Counter[8:15] \leftarrow Scratch Uses: –

Svntax: scrtocnthi Sets: -

Description: Copy the controller's scratch register to the high byte of the controller's top of counter

stack register.

scrtocntlo Scratch to Counter Low scrtocntlo

 Operation:
 COUNTER[0:7] ← SCRATCH
 Uses: −

 Syntax:
 scrtocntlo

Description: Copy the controller's scratch register to the low byte of the controller's top of counter stack register.

16 Assembler Directives

BEGINCOND Begin conditional BEGINCOND

Operation:
Syntax: BEGINCOND
Uses: Sets: -

Description: (Calls internal kasm function.) BeginCond/EndCond pairs indicate nesting of conditionals. While inside a conditional section, the Kestrel force bit is by default turned off. Code can be forced within

a BeginCond/EndCond with the FORCE modifier.

Comments: BeginCond and EndCond do not generate any machine code.

DEFINE Define symbol DEFINE

Operation:
Syntax: DEFINE
Sets: -

Description: (Calls internal kasm function.) Define a KASM symbol, as in 'define NumPE 512'. The text is added to the symbol table and can be referred to by \$NumPE or \$NumPE\$. No white space is introduced in the expansion. Symbols are case-insensitive and may only include letters and underscores. **Comments:** Define must occur on a line by itself. KASM does not support static expression evaluation but resolves nested definitions as in 'define NumData \$NumPE'. There is a compiled limit of 5000 symbols including active macro parameters and definitions. Definitions and labels have dynamic scope: if X is defined in macro M1, and M1 calls macro M2, X is defined in M2.

ENDCOND End conditional ENDCOND

Operation:
Syntax: ENDCOND
Sets: -

Description: (Calls internal kasm function.) BeginCond/EndCond pairs indicate nesting of conditionals. While inside a conditional section, the Kestrel force bit is by default turned off. Code can be forced within a BeginCond/EndCond with the FORCE modifier.

Comments: BeginCond and EndCond do not generate any machine code.

INCLUDE Include KASM file INCLUDE

Operation:

Syntax: INCLUDE

Uses:
Sets: -

Description: (Calls internal kasm function.) Read a KASM file into the assembler.

MACRODEF

Macro definition

MACRODEF

Operation:
Syntax: MACRODEF

Sets: -

Description: (Calls internal kasm function.) MacroDef/MacroEnd pairs indicate the definition of a macro. A statement of the form 'MacroDef MacName (p1,p2,p3)' must be on a line by itself. The macro MacName is entered into the symbol table along with its parameters (if there are no parameters, both left and right parenthesis are still required). The lines of code between the MacroDef and MacroEnd (on its own line) are stored for future use, including any present including 'include' or 'define' statements. A macro cannot be defined within another macro.

To use a macro, put, for example, 'MacName (L1, L2, #37)' on a line by itself or with a comment. At the start of the macro, an implicit define for each parameter will be performed, and a substitution will be made for the formal parameters when required. As with other define statements, formal parameter names must be preceded with a dollar sign.

For various reasons, KASM uses dynamic scoping. That is, if a symbol is not defined in the current context (ie, the current macro being parsed), it is searched for in the macro calling stack back up to the global context.

It is highly recommended that this feature be used with care; passing parameters (e.g., labels) down the macro call stack is greatly preferred over relying on labels defined based on dynamic scope.

Arguments to macros that are themselves defined (including labels) are evaluated within the context of the calling code.

A macro can call another macro. The KASM assembler will keep track of a sequence of nested macro calls in its error messages and debugging line numbers so that macro use can be traced. An error line number of the form 'x.kasm:5:x.kasm:20' indicates that an error occurred in the macro's line 5, where the macro was called from line 20.

Comments: Limits of 50 parameters and 1000 macros are compiled into the assembler.

MACROEND

End macro definition

MACROEND

Operation:
Syntax: MACROEND

Sets: -

Description: (Calls internal kasm function.) End a macro definition. See MacroDef.

Index

ADDXX, 10bscondlatch, 18 **ADDXZ**, 10 bscondleft, 18 **ADDZZ**, 10 bscondright, 18 **ADD**, 10 bsflagmask, 19 **AND**, 8 bslatch, 19 BEGINCOND, 34 bsnotmask, 19 **DEFINE**, 34 bsnot, 19 ENDCOND, 34 **bsor**, 19 EQUALC, 16 bspopnot, 20 INCLUDE, 34 bspop, 20 INVERT, 8 bspush, 20 **bsset**, 20 LTC, 16 MACRODEF, 34 **bs**, 5 c0, 26MACROEND, 35 MAXC, 14 c1, 26 **MINC**, 14 cbsload, 32 MODMAXC, 14 cbssleft, 32 MODMINC, 14 cbstoscr, 29 MOVEC, 8 cmpswap, 16 MOVE, 8 cmp, 16MULTSAB, 12 cntpush, 29 MULTSA, 12 destreg, 5 MULTSB, 13 endloop, 29 **MULT**, 12 fbaco, 21 NAND, 8 fbats, 21 **NOP**, 8 fbbs0, 21 fbbs7, 21 **NOR**, 9 **OR**, 9 fbbsnor, 21 SELECTC, 14 fbcbo, 21 **SLTC**, 17 fbclatch, 22 SMAXC, 15 fbcmsb, 22 **SMINC**, 15 fbcts, 22SUBXZ, 11 fbeglatch, 22 SUBZX, 11 fbeq, 22 SUBZZ, 11 fbinv, 26 **SUB**, 10 fbmeshd16, 22 XNOR, 9 fbmeshd32, 22 **XOR**, 9 fbmeshd8, 23addmc, 12 fbmeshl1, 23 fbmeshl2, 23addmhi, 12 arrtoq, 28 fbmeshl4, 23 arrtoscr, 28 fbmeshr1, 23 **b0**, 26 fbmeshr2, 23**b1**, 26 fbmeshr4, 24beginloopscr, 28 fbmeshu16, 24 beginloop, 28 fbmeshu32, 24 breakpoint, 32 fbmeshu8, 24 bsand, 18 fbminlatch, 24 bsclearm, 18 fbwor, 24bsclear, 18 forcegout, 32

INDEX 37

force, 26	Push bitshifter, 20
jdcntnz, 29	Set bitshifter, 20
jumpwor, 30	Unconditional bitshifter latch, 19
jump, 30	Bitshifter 0, 21
$\mathbf{mdr}, 5$	Bitshifter 7, 21
$\mathbf{mhi}, 5$	Bitshifter NOR, 21
$\mathbf{mp}, 10$	Borrow-in 0, 26
opareg, 5	Borrow-in 1, 26
opbimm, 5	Breakpoint, 32
opbreg, 6	• ,
opbsreg, 6	Carry latch, 22
opcreg, 6	Carry-in $0, 26$
qtoarr, 30	Carry-in 1, 26
qtoscr, 30	Clear bitshifter, 18
read, 27	Clear bitshifter set mask, 18
scrtoarr, 30	Comparator borrow out, 21
scrtocnthi, 32	Comparator MSB, 22
scrtocntlo, 32	Comparator multiprecision, 16
scrtoimm, 31	Comparator true sign, 22
smdr, 6	Conditional bitshifter latch, 18
smhi, 7	Conditional left shift, 18
write, 27	Conditional right shift, 18
	Controller BS load, 32
Add, 10	Controller BS shift, 32
Operand to self, 10	Controller BS to scratch, 29
Zero, 10	Counter push, 29
Zero and Operand, 10	• ,
ALU carry out, 21	Define symbol, 34
ALU true sign, 21	
And, 8	End conditional, 34
And bitshifter, 18	End loop, 29
Arithmetic Multiprecision Indicator, 10	End macro definition, 35
Array to Q Out, 28	$ ext{Eqlatch}, 22$
Array to Scratch, 28	$\mathrm{Equal},22$
·	Equal to C, 16
Begin conditional, 34	Exclusive NOR, 9
Begin loop, 28	Exclusive OR, 9
Begin loop scratch, 28	T
Bit shifter opB, 5	Flag bus
Bitshifter	ALU carry out, 21
And bitshifter, 18	ALU true sign, 21
Bitshifter 0, 21	Bitshifter 0, 21
Bitshifter 7, 21	Bitshifter 7, 21
Bitshifter NOR, 21	Bitshifter NOR, 21
Clear bitshifter, 18	Carry latch, 22
Clear bitshifter set mask, 18	Comparator borrow out, 21
Conditional bitshifter latch, 18	Comparator MSB, 22
Conditional left shift, 18	Comparator true sign, 22
Conditional right shift, 18	Eqlatch, 22
Flag Mask, 19	Equal, 22
Not bitshifter, 19, 20	Meshd16, 22
Not Mask, 19	Meshd32, 22
Or bitshifter, 19	Meshd8, 23
Pop bitshifter, 20	Meshl1, 23

INDEX 38

Meshl2, 23	signed B, 13
Meshl4, 23	
$\mathrm{Meshr1},23$	Nand, 8
$\mathrm{Meshr2},23$	NOP, 8
$\mathrm{Meshr4},24$	Nor, 9
$\mathrm{Meshu}16,24$	Not bitshifter, 19, 20
$\mathrm{Meshu}32,24$	Not Mask, 19
Meshu8, 24	0.0
Min latch, 24	Or, 9
m Wired-or, 24	Or bitshifter, 19
Flag invert, 26	Pop bitshifter, 20
Flag Mask, 19	Push bitshifter, 20
Force operation, 26	i usii bitsiiittei, 20
Force Qout, 32	Queue In to Array, 30
	Queue in to scratch, 30
Immediate opB, 5	queue in ve seraven, go
Include KASM file, 34	Read SRAM, 27
Invert Operand, 8	Register destination, 5
1 00	Register opA, 5
Jump, 30	Register opB, 6
Jump decrement counter not zero, 29	Register opC, 6
Jump on wired or, 30	1 ,
Less than C, 16	Scratch to Array, 30
Bobb tildir O, 10	Scratch to Counter High, 32
Macro definition, 34	Scratch to Counter Low, 32
Maximize with C, 14	Scratch to immediate, 31
Mod 246, 14	Select, 14
Signed, 15	Set bitshifter, 20
MDR opB, 5	Sign extend MDR opB, 6
Meshd16, 22	Sign extend multhi opB, 7
Meshd32, 22	Sign extend Register opB, 6
Meshd8, 23	Signed Less than C, 17
Meshl1, 23	Subtract
$\operatorname{Meshl2}, 23$	op1 and op2, 10
Meshl4, 23	Operand and Zero, 11
Meshr1, 23	Zero, 11
$\operatorname{Meshr2},\ 23$	Zero and Operand, 11
Meshr4, 24	T. 1111 1161 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Meshu16, 24	Unconditional bitshifter latch, 19
Meshu32, 24	Wired-or, 24
Meshu8, 24	Write SRAM, 27
Min latch, 24	Witte SitAWi, 27
Minimize with C, 14	
$\begin{array}{c} \operatorname{Mod}\ 256,\ 14 \end{array}$	
Signed, 15	
Move, 8	
Move Operand C, 8	
Multhi opB, 5	
Multiply, 12	
Adding C, 12	
Adding MHi, 12	
signed A, 12	
signed A and B, 12	
= /	