Technische Universitt Berlin

Fakultt Elektrotechnik und Informatik Institut fr Softwaretechnik und Theoretische Informatik

Security in Telecommunications

Fakultt IV
Sekr. TEL17
Ernst-Reuter-Platz 7
10587 Berlin
http://www.eecs.tu-berlin.de



Master Thesis

Porting the Xen Emulation Layer to static hypervisor

Amna Waseem

Matriculation Number: 387424
01.11.2017
Supervised by
Prof. Dr. Jean-Pierre Seifert
Assistant Supervisor
Dr.-Ing. Jan Nordholz and Robert Buhren

Abstract

Over the past decade, virtualization technologies have gone from server consolidation in corporate data centers to small forms of embedded platforms for providing system security, hardware isolation, resource management and I/O device emulation. With the modern computers providing different forms of I/O devices, there has been huge development in hypervisors' technology to provide efficiency in the usage of physical resources. Major hypervisor vendors in virtualization market have been continuously developing different techniques to dynamically allocate memory and use resources more efficiently. However, this dynamicity in memory allocation introduces difficulty in provability and verification of configured hypervisor used in safety critical applications. PHIDIAS (Provable Hypervisor with Integrated Deployment Information and Allocated Structures) is a statically configured hypervisor developed by Security in Telecommunications department of Elektrotechnik und Informatik faculty at Technischen Universitt Berlin, is built around the concept of Principle of Staticity to ease provability and reduce runtime complexity along with reduced memory footprint by eliminating dynamic elements from the system. However, it does not have support of I/O device virtualization. In this thesis, Xen Hypervisor's I/O device framework has been ported to PHIDIAS using its existing mechanisms of static memory sharing and inter-guest communication. Working and testing of ported virtualized network devices have been shown. Results are gathered for comparing throughput and bandwidth of virtual network interfaces on native Xen and PHIDIAS setup. Results highlight the fact that PHIDIAS delivers better performance for packets without fragmentation by bypassing the hypervisor layer for handling Xen specific hypercalls. However, current approach in ported network drivers introduces overhead while manually copying fragmented packets since PHIDIAS has no hypercall implemented for mapping shared pages to guest domain space by modifying corresponding page table entries as compared to Xen.

Keywords. I/O virtualization, Hypervisor, Xen, Static configuration, ARM architecture

Contents

Lis	st of	Figures	i	ix
Lis	st of	Tables		хi
1	Intro	oductio	on	1
	1.1	Motiv	ation	2
	1.2	Aims	and Objectives	2
	1.3		ed Work	3
	1.4		s structure	4
2	Bac	kgroun	d	5
	2.1	Introd	luction to Virtualization	5
		2.1.1	History of Virtualization	5
		2.1.2	Benefits of Virtualization	6
		2.1.3	Overview of Hypervisors	7
		2.1.4	Types of Hypervisors	8
		2.1.5	State of the Art Hypervisors	8
	2.2	Embe	dded Systems	9
		2.2.1	Virtualization on Embedded Systems	10
		2.2.2	ARM Embedded Platforms	10
		2.2.3	ARMv8-A Architecture	13
		2.2.4	Device Emulation on ARMv8-A Embedded Systems	14
	2.3	Overv	iew of Phidias Hypervisor	16
		2.3.1	Principle of Staticity	16
		2.3.2	Core Components of PHIDIAS	17
		2.3.3	Basic Structure of PHIDIAS	17
		2.3.4	Static Configuration Framework and Final Image	19
3	Ove	rview c	of Xen	21
	3.1	Introd	luction of Xen	21
		3.1.1	Modes of Virtualization in Xen	21
	3.2	Xen o	n ARM I/O virtualization	23
		3.2.1	PV Backends and Frontends	23
		3.2.2	Driver Domains	23
		3.2.3	Basic Features	24
	3.3	Xen S	plit I/O Driver Model	24

Contents

		3.3.1 3.3.2	Basic Components of Xen Split I/O Driver Model Xen's Mechanisms for I/O virtualization	
4	Port	ing En	vironment and Requirements	33
•	4.1	_	onmental Setup for Porting	
	4.1	4.1.1	Target Platform	
		4.1.1	Linux kernel version	
		4.1.2	Xen version	
		4.1.3		
	4.2		PHIDIAS version	
	4.2	rtequi	tements for Forting	94
5		_	Implementation of Porting Basic Components of Xen Split Driver	
	Mod		- V I/O E1-4: I 4- DIJIDIAC	37
	5.1		g Xen I/O Emualation Layer to PHIDIAS	
	F 0	5.1.1	Porting Shared Information Pages	
	5.2	_	of Porting Grant Tables	
		5.2.1	Static Memory for Grant Frames	
	r 9	5.2.2	Static Memory for I/O Split Drivers Usage	
	5.3		of Porting Event Channels	
		5.3.1	Static Memory Allocation for Event Domains Pages	
	E 1	5.3.2	Adding Capabilities for IPI in PHIDIAS	
	5.4	Desigi	n of Porting Xenstore	43
6		_	n Network Virtualization	45
	6.1	Xen N	Tetwork Virtualization	
		6.1.1	XenBus Backend and Frontend drivers	
		6.1.2	Netback Driver	
		6.1.3	Netfront Driver	
		6.1.4	Initialization of Network split drivers in Xen	
		6.1.5	Network Data Flow from Netfront to Netback	
		6.1.6	Network Data Flow from Netback to Netfront	
	6.2	Netwo	rk Virtualization Architecture in PHIDIAS	
		6.2.1	Writing Keys to Xenstore for network virtualization	
		6.2.2	Probing Netback driver	
		6.2.3	Probing Netfront driver	50
		6.2.4	Transmission of packets from netfront to netback	50
		6.2.5	Receiving packets from netfront by netback	52
	6.3	Portin	g other virtual I/O devices in Xen $\ \ldots \ldots \ldots \ldots \ldots$	52
		6.3.1	Xen Virtual Block Device Driver	54
		6.3.2	Porting miscellaneous Xen I/O Device Drivers	55
7	Test	ing and	d Evaluation	57
	7.1	_	rk Latency Test	57
			Network Latency Test results on Yen	57

		7.1.2	Network Latency Test results on PHIDIAS	. 57
		7.1.3	Analysis of Network Latency Test results on PHIDIAS	. 58
	7.2	Netwo	ork Throughput Test	. 58
		7.2.1	Network Throughput Test results on Xen	. 59
		7.2.2	Network Throughput Test results on PHIDIAS	. 59
		7.2.3	Analysis of Network Throughput Test results on PHIDIAS $$. 60
8	Con	clusion	and Future Work	63
	8.1	Concl	usion	. 63
	8.2	Future	e work	. 63
Lis	st of	Acrony	ms	65
Bi	bliog	raphy		67
Ar	nnex			71

Contents

List of Figures

2.1	Virtualization Framework	7
2.2	Type-1 vs Type-2 Hypervisor	8
2.3	A comparison chart between Xen, KVM, VirtualBox, and VMWare ESX.	
	Taken from "Analysis of virtualization technologies for high per-	
	formance computing environments" by Younge, Andrew J., et al, 2011,	
	p11	9
2.4	Organization of ARM registers for different processor modes. Taken from	
	[1]	2
2.5	Sructure of ARM MMU. Taken from [2]	3
2.6	48-bit address translation lookup for 4KB granule size on ARMv8 archi-	
	tecture. Taken from $[3]$	4
2.7	I/O Virtualization in Hypervisor (VMM)	5
2.8	I/O Virtualization in privileged Guest VM or Host OS	5
2.9	Phidias Structure. Taken from [4]	8
3.1	Basic architecture of Xen virtualization. Taken from [5]	2
3.2	Xen I/O Device Virtualization Architecture. Taken from [6] 2	3
3.3	Xen Driver Domains Architecture. Taken from [6]	4
3.4	Basic architecture of Xen on ARM platforms. Taken from [6] 2	5
3.5	Communication in Xen Split Driver model. Taken from [7]	6
3.6	Basic structure of Shared grant table	7
3.7	Request/Response sequence on ring buffers. Taken from [8]	8
3.8	Bitmap of 2-level event channel ABI in Xen. Taken from [9]	9
3.9	Basic hierarchy of xenstore filesystem	9
3.10	States transition of frontend and backend drivers implemented by XenBus.	
	Taken from [10]	1
5.1	Basic approach of implementation of shared info pages in PHIDIAS for	
	two guests	8
5.2	Static memory configuration for grant table in PHIDIAS for two guests . 3	9
5.3	Static memory configuration for ZONE_XEN in PHIDIAS for two guests . $$ 3	9
5.4	Structure of hash table used for accessing remote guest shared pages of	
	zone xen	:0
5.5	Basic structure of sharing event domains information in PHIDIAS for two	
	guests	
5.6	Communication between Xenstore application and Guests in PHIDIAS 4	4

6.1	Xen network virtualization architecture	45
6.2	XenBus Architecture for connecting backends with frontends in Xen	46
6.3	Netback copy operation in TX path from netfront to netback on PHIDIAS	53
7.1	Comparison between round trip latencies of ping packets on PHIDIAS	
	and Xen	58
7.2	Comparison between loss of ping packets on PHIDIAS and Xen	59
7.3	Comparison between bandwidth measurements of Iperf on PHIDIAS and	
	Xen	60
7.4	Comparison between amount of data transferred for iperf tests on PHIDIAS	
	and Xen	60
8.1	Approach for remapping local virtual addresses by Netback to point to	
	pages shared by Netfront on PHIDIAS	64

List of Tables

2.1	Description of ARM profiles	11
2.2	Description of ARM processor modes	12
2.3	Description of ARMv8 Exception Model Levels	13
4.1	Description of PHIDIAS components commit ids and git repos used for porting	34
7.1	Ping Test results on Xen	57
7.2	Ping Test Results on PHIDIAS	58
7.3	Iperf test results on Xen	59
7.4	Iperf test results on PHIDIAS	60

1 Introduction

With a diverse range of applications and market opportunities of virtualization technology, it has become one of leading technologies of the future. Though virtualization began its journey from mainframes, it soon found its way into servers and desktop virtualization. By keeping its continuous improvements, it has now entered into today's most demanding market space of embedded systems.

A few decades ago, embedded systems were designed to run simpler applications with specific design constraints. But the present embedded systems are able to provide complex functionality, targeting real time applications and defense mission critical systems and support a diverse range of I/O devices. Providing optimal, flexible and robust hardware utilization of these complex I/O devices was a challenge faced by virtualization industry in recent years. For this purpose, efforts of virtualization industry has been focused on developing an efficient software, called hypervisor, that could create several different virtual machines hosting on a single platform and provide memory management, resource allocation and sharing of hardware devices in addition to the secure execution of those guest machines running on top of it. In short, we can say that running multiple mixed-criticality applications on embedded systems, providing intelligent I/O virtualization and ensuring their security were the major sources of evolution in virtualization technology.

In the field of developing efficient software for better hardware utilization, multiple players are providing innovative solutions to meet the needs of virtualization industry. According to 2016 Spiceworks State of IT report [11], more than 76% of organizations are taking advantage of virtualization today, and that number will continue to grow in the future. Xen and KVM are amongst the most popular open source hypervisors available in market. Both provide support for I/O device virtualization. However, they both reply upon dynamic memory and resource allocation techniques which makes it harder to prove their functional correctness which is a crucial requirement for the reliability of safety- and security-critical systems.

PHIDIAS is a hypervisor developed by Dr.-Ing. Jan Nordholz at TU Berlin Telekom Innovation Laboratories [4], supporting ARM, MIPS and x86. It is based on static compile time configuration of virtual machines to remove non-mandatory dynamic components from the system. This static configuration feature of PHIDIAS reduces dynamicity from the system which results in a simpler provable code with a smaller memory footprint. However, it only provides virtualization of timer and UART devices. There is no support for other virtual I/O devices e.g. network and block devices.

Theoretically speaking, adding support of I/O virtualization in PHIDIAS could be done in two ways. One way is to write virtual device drivers for I/O devices from the scratch. And another method is to use I/O virtualization model of an already existing hypervisor and use it as a reference for porting those virtual device drivers to PHIDIAS. For our work, second method seems to be a reasonable approach as it would require less time. Now between Xen and KVM as two promising choices for using as a reference, Xen seems to be a better option. Most important reasons are that it is a thin type-1 or bare metal hypervisor with less areas of attacks and makes guests OSes responsible for implementing and maintaining virtual I/O drivers. On the other hand, KVM is a hosted or type-2 hypervisor which requires target processor to support hardware virtualization and uses VirtIO model ¹ where backend drivers of PV I/O devices reside inside hypervisor [?]. A detailed view of Xen will be explained in this thesis for the better understanding of its I/O architecture.

This thesis will add support of I/O virtualization in PHIDIAS by using Xen I/O architecture as a reference. Due to time restrictions, it will focus on running and testing virtual network devices on PHIDIAS and compare network performance in terms of throughput and bandwidth. Methods for running other I/O devices will be discussed theoretically along with benefits and areas of future research.

1.1 Motivation

There are two main motivational factors behind this work. First is to demonstrate the fact that even though PHIDIAS is a statically configured hypervisor with a minimal set of drivers, its structure is flexible enough to add support for other virtual I/O devices. And the second motivation is to compare the performance of virtualized network I/O devices between Xen and PHIDIAS.

1.2 Aims and Objectives

Main aims of the current work are twofold. First is to investigate mechanisms in PHIDIAS for memory sharing and interprocessor communication and extending its feature set to accommodate ported virtual I/O devices. Second is to keep changes in Xen I/O drivers and PHIDIAS as minimum as possible in order to reuse maintenance support of Xen community and to keep the smaller footprint and static nature of PHIDIAS intact.

For achieving current aims, this thesis will focus on finding core building blocks of Xen I/O virtualization model and replace them with corresponding components of PHIDIAS.

¹VirtIO is a virtualization standard for network and disk device driver where just the guest's device driver knows it is running in a virtual environment, and cooperates with the hypervisor. This enables guests to get high performance network and disk operations, and gives most of the performance benefits of paravirtualization [12].

For running and testing the ported system, ARM will be used as a target platform due to its wide range of applications in smart phones, laptops, digital TVs, set-top boxes, mobile, and Internet of Things 'IoT' devices.

1.3 Related Work

There has been a lot of work on developing techniques for high-performance I/O virtualization. Over the past decade, achieving better hardware utilization by decoupling logical I/O devices from physical ones has been the focus of researchers in virtualization domain.

Gordon et al. [13] proposed an exitless paravirtual I/O model, under which guests and the hypervisor, running on distinct cores, exchange exitless notifications instead of costly exit-based notifications for increasing the performance of paravirtual I/O. Nadav et al. [14] developed ELVIS (Efficient and scaLable paraVirtual I/O System) for running host functionality on dedicated cores that were separate from guest cores, and thus avoiding exits on the I/O path. Shafer et al. [15] introduced concurrent direct network access (CDNA), a new I/O virtualization technique combining both software and hardware components that significantly reduces the overhead of network virtualization in VMMs. With CDNA, a unique context is allocated to each virtual machine on the network interface for communicating directly with the network interface through that context. In this way, tasks of traffic multiplexing, interrupt delivery, and memory protection gets divided between hardware (network interfaces) and software (virtual machine monitor). Shinagawa, Kawai and Kono et al. [16] developed a small hypervisor named BitVisor for the fast I/O access from the guest operating systems by passing-through the virtual machine monitor.

In addition to developing innovating software techniques for efficient virtualization of I/O subsystems and peripheral devices, researchers have also worked on adding hardware support for virtualization in I/O devices. The idea is to bypass the hypervisor by virtual machines to directly access logical interfaces implemented on actual hardware, thus producing best performance. Himanshu and Karsten [17] developed a new approach of I/O virtualization by offloading select virtualization functionality onto the device termed as self-virtualized devices. Intel's has developed Single Root I/O Virtualization (SR-IOV) technology [?] that extends the physical function of the I/O port of an I/O device to a number of virtual functions directly assigned to virtual machines, hence achieving near native performance without software emulation.

Broadly speaking, efforts for developing effective I/O virtualization techniques have resulted in three types of solutions i.e software-based, hardware-based and combination of both software and hardware based I/O virtualization. On one side, software-based approach, uses paravirtualized drivers implemented in dedicated driver domain or as a part of hypervisor and provides isolated execution of I/O virtual devices with live migration [18] and traffic monitoring [19] support for virtual machines. On the other side,

1 Introduction

hardware method reduces the software overhead and bypass hypervisor layer to achieve good performance. In the middle, there is a combination of both approaches. Research shows that all solutions have their pros and cons and the selection heavily depends upon the target application.

1.4 Thesis structure

Following this section the thesis will be structured as follows:

Chapter 2 will present some background information on virtualization technologies, embedded systems with ARM architecture and a brief overview of PHIDIAS.

Chapter 3 will have an in depth look at the architecture of Xen hypervisor and the core components of its split device driver model for I/O virtualization.

Chapter 4 will shed light on basic setup of working environment and discuss requirements and assumptions of thesis.

Chapter 5 will feature a more thorough presentation of porting basic components of Xen split driver model while **Chapter 6** will describe porting of Xen network drivers to PHIDIAS.

Chapter 7 will be about testing and evaluating the network performance on Xen and PHIDIAS. The results of latency and bandwidth tests will be presented and analyzed.

Chapter 8 will summarize the thesis along with potential limitations and benefits, and gives an outlook on future work.

Appendix ?? features patch for the changes in source code of Linux guests and PHIDIAS related to current work in addition to some instructions for running virtual network devices and running network tests on PHIDIAS and Xen.

2 Background

In order to set context of underlying thesis work, this chapter provides background information on virtualization technologies and embedded systems with special emphasis on the ARM platforms. A brief overview of PHIDIAS, the static hypervisor in question is also given at the end of this chapter.

2.1 Introduction to Virtualization

Virtualization is a mechanism of providing abstraction between computer hardware systems and softwares running on them, allowing us to create multiple computing environments and exploiting the resource isolation on a single physical platform. It basically gives a logical view of multiple operating environments running on a single hardware. With the recent developments in virtualization, there has been huge investments in organizations over this technology to improve the efficiency and availability of resources and applications. Enterprises are giving up the old **one server**, **one application** model and gaining benefits from server consolidation provided by virtualization. This technology has dramatically changed the IT landscape by reducing underlying expenses and providing economies of scale and greater efficiency.

2.1.1 History of Virtualization

History of virtualization dates back to 1950's when the Compatible Time Sharing System (CTSS) was developed at MIT on IBM 704 series computer. The supervisor program of CTSS handled console I/O, scheduling of foreground and background (offline-initiated) jobs, temporary storage and recovery of programs during scheduled swapping, monitor of disk I/O, etc. The supervisor had direct control of all trap interrupts [20].

In the fall of 1963, MIT's Project MAC was founded with the main purpose of designing and implementation of a better time sharing system than CTSS. After IBM lost the bid to General Electric's GE 645, it created a number of virtual machine systems e.g, the CP-40 (developed for a modified version of IBM 360/40), the CP-67 (developed for the IBM 360/67), VM/370, and many more. We can roughly say that Virtual Machine technology was brought to users with the introduction of the CP-67 hypervisor on the S/360 Model 67 processor. In 1999, VMware introduced virtualization on x86 platforms. Since then, many vendors like Microsoft, Citrix etc had followed VMware and technology has been evolved with the advances in hardware architectures.

2.1.2 Benefits of Virtualization

For many years, server virtualization was considered one of the biggest advantages of using virtualization technology and VMware enjoyed a long run as a king of x86 server virtualization. However, many players e.g. Citrix and Microsoft started to gain ground in this field by offering additional middle-ware and desktop virtualization solutions. Over the past several years, there has been huge improvements in this domain and vendors are continuously innovating to increase capabilities of virtualized systems and developing their management tools.

Following are some of the main benefits of using virtualization technology [21]:

Better utilization of resources

With virtual machines, resources of computing platforms can be used in an optimal manner to achieve better performance. Servers used in data centers typically have large resource capabilities. However, they are not fully utilized because of small number of connected users or less demanding applications. Virtualization of hardware allows ondemand resource allocation leading to efficient use of computing power, storage space and network bandwidth. In addition to on-demand usage of resources, virtualization also provides resource isolation between virtual machines. Each virtual machine can run software without affecting execution of other guests.

Consolidation

For many years, individual servers have been dedicated to run single applications. For less demanding applications, computing capabilities would be wasted. With the advent of virtualization, organizations are now deploying several applications on single servers using only a small amount of processing power. Server consolidation has led to dramatic reduction in need of floor space, HVAC, A/C power, and co-location resources which has caused cost reduction and efficient power consumption.

Security and Isolation

Virtualization allows running multiple virtual machines in an isolated secure environment. All privileged calls made by guests are analyzed by hypervisor to provide safety against vulnerabilities and attacks. Exceptions and traps of one virtual machine are handled by hypervisor layer, isolating other virtual machines from the resulting affects. Virtualization regulates access permissions to the programs with reduced privileges from misusing resources.

Migration and Increased Uptime

Migration is the process of moving a running virtual machine from one place to another without affecting overall system. With virtualization, organizations can get better

performance and reliable systems. It also increases uptime of servers and applications. Virtual machines can easily be backed up and restored for speedily recovery from computing disasters.

2.1.3 Overview of Hypervisors

A virtualization layer that separates the service request from underlying physical delivery of that request is called virtual machine monitor (VMM) or hypervisor. Hypervisor allows multiple operating systems to run concurrently within virtual machines on a single computer and provides dynamic allocation and sharing of physical resources e.g. CPU, memory, storage and I/O devices [22]. It is an abstraction layer that enables communication between hardware and virtual machines [23]. Figure 2.1 provides an illustration of virtualization architecture.




Figure 2.1: Virtualization Framework

In 1974, Popek and Goldberg published an article 'Formal Requirements for Virtualizable Third Generation Architectures' in which they described the following requirements of a hypervisor for efficient virtualization [24]:

- Virtualization environment provided by hypervisor should be native system so that program behaves in a similar fashion.
- Virtualized resources should be shared with security controls to protect from any threats and performance interference.
- Good support to handle privileged instructions should be provided in order to avoid performance degradation.

2 Background

Keeping in view the above requirements, different types of hypervisors have been introduced in market which are categorized into two main classes as shown in Figure 2.2




Figure 2.2: Type-1 vs Type-2 Hypervisor

2.1.4 Types of Hypervisors

Following are two types of hypervisors:

- Type-1 or bare-metal hypervisor sits directly on hardware and manages virtual machines on top of it. It is also called bare-metal hypervisor. Examples of type 1 hypervisors are VMware vSphere/ESXi, Microsoft Windows Server 2012 Hyper-V, Citrix XenServer, Red Hat Enterprise Virtualization (RHEV) and KVM [23].
- Type-2 or hosted hypervisor runs on host operating system to manage virtual machines where hosted operating system provides hardware configuration. VirtualBox and VMware Workstation are examples of type-2 hypervisors.

According to IBM, type-1 hypervisors provide higher performance, availability, and security than type-2 hypervisors. IBM recommends that type-2 hypervisors should be used mainly on client systems, where efficiency is less critical or on machines where support for a broad range of I/O devices is important and can be provided by the host operating system [25].

Since bare-metal hypervisor has direct access to the hardware resources rather than going through an operating system, it is considered to be more efficient than a hosted architecture and delivers greater scalability, robustness and performance [22].

2.1.5 State of the Art Hypervisors

Over the past decade, virtualization technology has gone from small deployments to full blown IT infrastructure development. Technology makers have shifted their focus from operating systems, having one-to-one relationships with hardware, towards developing virtualized machines running on a single platform. Talking about big players in this industry, VMware is a dominating contender. Other key players include Citrix XenServer, Microsoft Hyper-V, RHEV, Oracle's Solaris Zones, LDoms and xVM, Amazon's Elastic Compute Cloud (EC2), Google Ganeti cluster virtual server management software tool and Virtual Bridges' VERDE product [26]. In 2011, Younge, Andrew J., et al. [27] provided a comparison of main virtualization solutions as illustrated in Figure 2.3.

	Xen	KVM	VirtualBox	VMWare
Para-virtualization	Yes	No	No	No
Full virtualization	Yes	Yes	Yes	Yes
Host CPU	x86, x86-64, IA-64	x86, x86-64,IA64,PPC	x86, x86-64	x86, x86-64
Guest CPU	x86, x86-64, IA-64	x86, x86-64,IA64,PPC	x86, x86-64	x86, x86-64
Host OS	Linux, UNIX	Linux	Windows, Linux, UNIX	Proprietary UNIX
Guest OS	Linux, Windows, UNIX	Linux, Windows, UNIX	Linux, Windows, UNIX	Linux, Windows, UNIX
VT-x / AMD-v	Opt	Req	Opt	Opt
Cores supported	128	16	32	8
Memory supported	4TB	4TB	16GB	64GB
3D Acceleration	Xen-GL	VMGL	Open-GL	Open-GL, DirectX
Live Migration	Yes	Yes	Yes	Yes
License	GPL	GPL	GPL/proprietary	Proprietary

Figure 2.3: A comparison chart between Xen, KVM, VirtualBox, and VMWare ESX. Taken from "Analysis of virtualization technologies for high performance computing environments" by Younge, Andrew J., et al, 2011, p11

2.2 Embedded Systems

Embedded systems are composed of simple devices used to perform small and dedicated functions with specific hardware and software constraints i.e. low memory and efficient power usage, long battery life, smaller footprint, lower weight with reduced cost and reliability [28]. According to Steve Heath, author of book 'Embedded System Designs' [29]:

'An embedded system is a microprocessor-based system that is built to control a function or a range of dedicated functions and is not designed to be programmed by the end user in the same way as general purpose PC is'.

He had described distinctive capabilities of embedded systems leading to wide spread use of microprocessors today. Some of the main features are given below:

- Replacement of discrete logic circuits to reduce the time and cost of developing new products by changing program code to process data in embedded systems.
- **Upgrading systems** by changing the software while keeping the hardware same thus reducing the cost of production and testing of software.
- Providing easy maintenance upgrades for adding new functionalities and resolving bugs by reprogramming the software without modifying the hardware.

2 Background

• **Protecting intellectual property** by encapsulating the functionality of system by burning firmwares on chips making it harder to reverse engineer it.

In short, embedded systems are designed for performing a fixed or a few number of dedicated functions. For running other types of general applications, general purpose computers can be used. General purpose computers are also re-programmable by end users while embedded systems are not. As far as speed and size are concerned, embedded systems are smaller in size and run at fixed optimized speed while general purpose computers are bigger in size with mostly predictable speeds.

However, with the advances in hardware technology and virtualization, embedded devices can now run general purpose operating systems or application with little or no knowledge of hardware constraints. Although safety critical systems are far more restricted that so-called modern embedded systems, virtualization could still bring advantages, by increasing their safety, reliability and security [30].

2.2.1 Virtualization on Embedded Systems

Adding a hypervisor to an embedded system adds flexibility and higher-level capabilities, morphing the embedded device into a new class of system [31]. Embedded devices are ubiquitous and are major part of our lives today. Their common use is in real time applications with hardware and software constraints. However, a recent trend seen today is to use these devices in virtualized systems. One of the reasons is that users want to run applications developed originally for general purpose OSes and still desire to achieve real time responsiveness. There is where virtualization comes in handy. With virtualization, we can enable concurrent execution of real time OS (RTOS) and application OS(Windows, Linux etc) on same hardware. Another benefit will be security which can be achieved by encapsulating vulnerable application OS in a separate VM, thus preventing access to the rest of system.

In a nutshell, there are many uses of deploying virtualization on embedded systems and with the development in multi-cores technology, we can expect innovative solutions in future embedded systems.

2.2.2 ARM Embedded Platforms

Since the target processor used in this thesis was ARMv8 Cortex-A53, this section will provide a brief introduction on ARM, in general, and ARMv8 architectures, in particular.

Introduction to ARM Architecture

ARM, originally **Acorn RISC Machine**, later **Advanced RISC Machine**, is a family of reduced instruction set computing (RISC) architectures for computer processors, configured for various environments [32]. ARM has the following RISC architectural features [33]:

- A uniform register file load/store architecture, where data processing operates only on register contents, not directly on memory contents.
- Simple addressing modes, where all load/store addresses are only determined from register contents and instruction fields.

With the increase in demands of new functionality and emerging market trends, ARM architecture has evolved over time. ARM processors are basically used to achieve high-performance at lower cost with efficient power consumption. There is a concept of **profiles** in ARM architecture describing different versions to be used in multiple market segments [33]. Table 2.1 highlights different profiles of ARM architecture.

Profile	Description
Architecture ('A')	Provides high performance and usually used in
profile	mobile and enterprise markets
	Provides real time performance and used in
Real-Time ('R') profile	embedded applications for automotive and
	industrial control.
Microcontroller ('M')	Provides time critical and real time
profile	performance for microcontroller market

Table 2.1: Description of ARM profiles

ARM processor modes and Registers

There are two categories of ARM processor modes i.e. privileged and non-privileged modes. Privileged mode is used to handle exceptions or to access system resources while non-privileged mode has restricted permissions to use protected resources. Each processor mode uses its own stack and a subset of registers. Table 2.2 shows different processor modes supported by ARM architecture. In all ARM processors, the following registers are available and accessible in any processor mode [1]:

- 13 general-purpose registers R0-R12
- 1 Stack Pointer (SP)
- 1 Link Register (LR)
- 1 Program Counter (PC)
- 1 Application Program Status Register (APSR)

ARM processor has total of 37 registers (40 with security extension implementations) arranged in partially overlapping banks which help to context switch rapidly. Figure ?? shows the organization of general purpose registers of different ARM processor modes.

Modes	Description	Category
User	Normal program execution	Privileged
Fast interrupt (FIQ)	Handles fast interrupts	
Interrupt (IRQ)	Handles regular interrupts	
	Handles operating system functions. System	
Supervisor	enters into this mode when the power is	
	applied.	
Abort	Handles Data Aborts and Prefetch Aborts and	Privileged
Abort	helps to implement virtual memory	
System	Handle operating systems function in user	
System	mode and uses same registers as User mode	
	Handles Undefined instructions with the	
Undefined	support of software emulation of hardware	
	co-processors	
	Provides support of switching between secure	
Monitor	and non-secure states available on processors	
	with security extensions	

Table 2.2: Description of ARM processor modes

Application level view				Syste	m level view	s			
		Privileged modes							
			Exception modes						
	User	System	Supervisor mode	Monitor mode	Abort mode	Undefined mode	IRQ mode	FIQ mode	
R0	R0_usr	mode	mode	mode	mode	mode	mode	illoac	
R1	R1_usr								
R2	R2 usr								
R3	R3 usr								
R4	R4 usr								
R5	R5_usr								
R6	R6_usr								
R7	R7_usr								
R8	R8 usr							R8_fiq	
R9	R9 usr							R9 fig	
R10	R10 usr							R10_fiq	
R11	R11_usr							R11_fiq	
R12	R12_usr							R12_fiq	
SP	SP_usr		SP_svc	SP_mon [‡]	SP_abt	SP_und	SP_irq	SP_fiq	
LR	LR_usr		LR_svc	LR_mon ‡	LR_abt	LR_und	LR_irq	LR_fiq	
PC	PC		_						
APSR	CPSR								
			SPSR_svc	SPSR mon	SPSR abt	SPSR und	SPSR irq	SPSR_fic	

Figure 2.4: Organization of ARM registers for different processor modes. Taken from $\left[1\right]$

‡ Monitor mode and the associated banked registers are implemented only as part of the Security Extensio

2.2.3 ARMv8-A Architecture

The basic feature of ARMv8 architecture is that it supports both 32-bit (AArch32) and 64-bit (AArch64) execution states [34]. In AArch64 state, the instructions can access both the 64-bit and 32-bit registers. However, in AArch32 state, the instructions can only access the 32-bit registers, and not the 64-bit registers [35]. For this thesis, AArch64 execution state has been used which supports up to four Exception levels, EL0 - EL3 and has 64-bit virtual addressing. Table 2.3 shows the description of exception model levels. Cortex-A53 processor is a mid-range, low-power processor which implements the

Exception Level	Description
EL0	Applications
EL1	OS kernel and associated privileged functions
EL2	Hypervisor
EL3	Secure Monitor

Table 2.3: Description of ARMv8 Exception Model Levels

ARMv8-A architecture with Generic Interrupt Controller (GIC) v4 and ARM Generic Timer [36].

ARMv8-A Memory Management

Memory management unit (MMU) is a hardware that performs virtual address to physical address mapping. It does this by controlling the walk and access of translation tables held in main memory. Translation tables hold virtual to physical address mappings and memory attributes which are then loaded into the Translation Lookaside Buffer (TLB) when a location is accessed [36]. With MMU enabled in system, applications can run independently in their own virtual address space without having the knowledge of physical addresses used by hardware. Figure 2.5 shows the MMU hardware in ARM architecture.




Figure 2.5: Sructure of ARM MMU. Taken from [2]

Lets see what type of addressing scheme is used by ARMv8 platform in this thesis. The target hardware is using 48-bit virtual addresses with 4KB page size and four level of address lookup. The 48-bit address has nine bits for each level of translation with the last 12 bits of original address defining the offset within the 4KB page size. Each level of translation lookup table has 512 entries. Bits 47:39 of virtual address index into the

512 entry L0 table. Each of these table entries spans a 512 GB range and points to an L1 table. Within that 512 entry L1 table, bits 38:30 are used as index to select an entry and each entry points to either a 1GB block or an L2 table. Bits 29:21 index into a 512 entry L2 table and each entry points to a 2MB block or next table level. At the last level, bits 20:12 index into a 512 entry L2 table and each entry points to a 4kB block [3]. Figure 2.6 shows the division of 48 bit address for four levels of translation lookup used by MMU in Cortex-A53 processor.

VA bits [47:39]	VA bits [38:30]	VA bits [29:21]	VA bits [20:12]	VA bits [11:0]	
Level 0 Table Index Each entry contains:	Level 1 Table Index Each entry contains:	Level 2 Table Index Each entry contains:	Level 3 Table Index Each entry contains:	Block offset	
Pointer to L1 table (No block entry)	Pointer to L2 table Base address of 1GB block (IPA)	Pointer to L3 table Base address of 2MB block (IPA)	Base address off 4KB block (IPA)	and PA [11:0]	

Figure 2.6: 48-bit address translation lookup for 4KB granule size on ARMv8 architecture. Taken from [3]

2.2.4 Device Emulation on ARMv8-A Embedded Systems

ARMv8-A architecture supports virtualization by implementing EL2 execution state for running hypervisor. Hypervisor in EL2 state is responsible for executing multiple guests in non-secure EL1 state. Each guest can run user applications in EL0 state which is also non-secure. Address translation occurs in two stages for virtualized guests. Stage 1 translation converts virtual addresses to intermediate physical address (IPA) which is managed by virtual machine in EL1 state. Stage 2 translation converts IPA to physical address which is managed by hypervisor in EL2 state. These IPA are treated as actual physical addresses by guest OSes. ARM virtualization extensions have made generic timers (GT) and the generic interrupt controller (GIC) virtualization aware. Hence CPU, memory, interrupts and timers can be emulated using full hardware virtualization. However, for I/O devices, para-virtualized drivers could be used.

There are two ways of I/O virtualization. First method involves rewriting of device drivers in VMM as shown in Figure 2.7. It provides high performance but it increases the chances of introducing bugs in hypervisor code and has high engineering costs. Other method is to use para-virtualized device drivers in guest OS as shown in Figure 2.8. It has lower engineering costs and more fault tolerance but it has performance overheads.

With ARM virtualization extensions, virtualization of I/O devices has become more efficient. The main features of these extensions include introduction of a new higher privileged **Hypervisor** execution mode than **Supervisor** mode, mechanisms to aid interrupt handling, the provision of a System MMU (SMMU) to aid memory management, two levels of address translation and support of hardware acceleration and abstraction [37].

Xen on ARM, has taken benefit from hardware virtualization extensions and PV I/O drivers. It implements a minimal amount of hardware support directly in hypervisor




Figure 2.7: I/O Virtualization in Hypervisor (VMM)




Figure 2.8: I/O Virtualization in privileged Guest VM or Host OS $\,$

2 Background

and allows a special privileged guest called Domain-0 to perform I/O using PV drivers on behalf of other non-privileged guests [38]. ARMv8 architecture provides hardware support for following virtualization:

- **CPU** virtualization with hypervisor in EL2 state configuring CPU to trap to sensitive and privileged instructions
- Memory Virtualization with hypervisor pointing to its own set of stage-2 translation tables for translating intermediate physical addresses to actual hardware addresses.
- Interrupt Virtualization with virtualization extensions support in ARM GIC to allow hypervisor to inject virtual interrupts to guests OSes which they can complete and acknowledge without being trapped in hypervisor.
- **Timer virtualization** by allowing guest VMs to configure virtual timer without trapping to hypervisor.

2.3 Overview of Phidias Hypervisor

Previous sections in this chapter gave an introduction to the basics of virtualization and ARM embedded platforms. The current section will present the PHIDIAS hypervisor, which will serve as the basis for porting Xen I/O architecture in this thesis.

PHIDIAS is the statically configured hypervisor developed by Dr.-Ing. Jan Nordholz at TU Berlin Telekom Innovation Laboratories with the faculty of Security in Telecommunications [4]. It is second implementation after Perikles which is being integrated in industrial automotive products at OpenSynergy [39].

2.3.1 Principle of Staticity

PHIDIAS is based on following Principle of Staticity which states that

Non-mandatory dynamic components of a hypervisor for an embedded system should be removed completely and if not possible, should reduce their dynamicity to generate a pure static and easily verifiable code by configuring the desired characteristics at compile time.

The basic idea behind developing such minimal hypervisor is to remove all dynamic elements from it in order to ease provability and reduce runtime complexity as well as memory footprint. For certification of software used in safety critical applications, static analysis techniques are highly recommended. If the behavior of software is constrained to be as static as possible with limited or no dynamic elements, it can be reliably proved and hence successfully used in safety critical real time applications.

2.3.2 Core Components of PHIDIAS

In PHIDIAS, memory requirements of guests are defined at compile time. It causes requested memory allocations and alignment constraints to be verified and satisfied statically. It assigns fixed physical addresses to each of those static allocations. All desired page tables, list of mapped memory ranges available to software and memory areas are finally compiled into a resultant bootable image. Structure of virtual CPU interface has been defined for simulating full privileged and unprivileged register banks. This interface enables running unmodified guests with hypervisor responsible for trapping and emulating certain sensitive instructions.

PHIDIAS hypervisor is instantiated on each physical CPU in multicore architecture running guest VMs on individual cores. Scheduler is based on a simple single-priority round-robin policy. Dispatching of interrupts to VMs is done by implementing a static interrupt dispatch table in read-only memory, whereas passing through an interrupt to a VM is done by using a second read-only dispatch table which determines the target VM for each interrupt line. PHIDIAS provides emulation of three basic hardware devices i.e. UART, timer, and interrupt controller. It does device emulation by implementing modifiable data structure to maintain the runtime state of emulated device and configuring guest physical memory ranges to which the device expects to respond to. Events and timers are implemented using event queue based on a single hardware timer. It preallocates timer events for signaling the end of time slice for virtual CPUs and timer events for each emulated timer device. Support of basic inter VM communication is also implemented using shared memory and signaling mechanism. This signaling mechanism is based on concept of capabilities which are objects implemented internally in hypervisor that can be invoked to trigger desired actions e.g. triggering an interrupt to a target VM in case of inter VM communication. For systems without two-stage address translation support in hardware, para-virtualized execution of virtual CPUs needs Virtual Translation Lookaside Buffer (VTLB). VTLB implementation in PHIDIAS is based on two core components i.e. walker and pager. Walker component inspects effective guest page table in case of memory access fault and pager component adds hypervisor controlled two-stage translation of target address to the effective page table.

2.3.3 Basic Structure of PHIDIAS

All mandatory components which are required for PHIDIAS to function correctly are shown in Figure 2.9.

Following is a brief description for each of basic components.




Figure 2.9: Phidias Structure. Taken from [4]

VM Layer

VM Layer is responsible for performing world switch between guests and hypervisor. It performs upcall into VM machines and dispatches events to appropriate components for handling them.

Emulation Layer

Emulation layer consists of minimal implementation of required drivers. It includes UART, clock, Interrupt controller and a generic memory emulation. Generic memory emulation is added to run unmodified platform-specific Linux kernels without breaking their device specific functionality getting zeros on reads and writes are discarded.

Scheduler and Xcore

At the heart of PHIDIAS, there is a scheduler with simple single-priority round-robin policy and Xcore component for relaying interprocessor interrupts between different instances of hypervisor and triggering interrupt capabilities.

Event Queue and Drivers for emulation

There is an event queue which is responsible for keeping track of programmed timer events.

2.3.4 Static Configuration Framework and Final Image

Final executable image is built using a modifiable scenario specific configuration through an XML based compile time utility called Schism, the Static Configurator for Hypervisor-Integrated Scenario Metadata. There are two types of configuration in scenario file i.e. Hypervisor configuration and VM specific configuration.

Hypervisor Configuration Elements

- Selection of CPU architecture and target platform SoC
- Physical and virtual Hypervisor base load address
- Selection of drivers for hardware devices and for the required emulation devices

VM specific Configuration Elements

- Number of virtual CPUs per guest
- memory configuration per guest
- List of capabilities of each VM
- Assignments of pass-through interrupts to VMs
- Types, parameters, and corresponding emulated memory for selected emulated devices

2 Background

3 Overview of Xen

This chapter will provide a background information on the Xen hypervisor and will describe its core components of split device model for I/O virtualization.

3.1 Introduction of Xen

The Xen Project hypervisor is an open-source type-1 or bare-metal hypervisor, which makes it possible to run many instances of an operating system or indeed different operating systems in parallel on a single machine (or host) [40]. It is one of the most popular open-source hypervisors which can provide both para-virtualization and full virtualization solutions. It has been used for server and desktop virtualization and fueling the biggest clouds and web services in production today e.g. Amazon Web Services.

Xen was developed at University of Cambridge in 2003 by Ian Pratt, a senior lecturer in the Computer Laboratory, and his PhD student Keir Fraser [5]. It was acquired by Citrix in 2007. Since April 15, 2013, Xen Project has become a Linux Foundation Collaborative Project with the following companies contributing to and guiding the Xen Project as founding members: Amazon Web Services, AMD, Bromium, Calxeda, CA Technologies, Cisco, Citrix, Google, Intel, Oracle, Samsung and Verizon [41].

Xen consists of three main components which work together to provide virtualization solution. These include Xen hypervisor, privileged guests called **Domain-0 or Dom0** and unprivileged guests called **Domain-U or DomU**. Xen hypervisor is a small software which directly runs on hardware and is responsible for CPU scheduling ,memory management and interrupt handling. After Xen hypervisor is booted, it launches Domain-0 guest which has direct access to all hardware and has native device drivers for performing I/O operations. Other unprivileged guests access hardware and perform I/O via Dom0. Dom0 is also responsible for launching and managing DomUs with the help of control stack called **Xen Toolstack** running on it. Figure 3.1 shows the architecture of Xen virtual environment.

3.1.1 Modes of Virtualization in Xen

Xen provides two types of virtualization modes to guests:

• Para-virtualization (PV), first introduced by Xen, is a virtualization technique




Figure 3.1: Basic architecture of Xen virtualization. Taken from [5]

in which guests are modified and aware of being run on a hypervisor. A PV guest requires PV-enabled kernel with PV drivers to run on top of VMM. Dom0 in Xen is a privileged PV guest which has access to actual device drivers and hardware in the system and provides an interface to control and manage other VMs.

• Hardware-assisted or Full Virtualization (HVM) is a virtualization mode which requires hardware virtualization extensions e.g. Intel VT or AMD-V hardware extensions support on host CPU. Guests kernels are used unmodified and hence Windows can run as HVM guest on Xen. Xen uses QEMU on HVM guests for hardware emulation and hence are slower than PV guests. However, PV drivers can be used for I/O on HVM guests to increase performance of system.

Guests having different modes virtualization can be run at the same time on Xen. It is also possible to use para-virtualization on HVM guests and vice versa. This mixing of modes introduces two other modes of virtualization on Xen which are PVHVM and PVH. In PVHVM guests, optimized PV drivers are used for disk and network virtualization on hosts with hardware support of virtualization. PVH are basically PV guests which use PV drivers for boot and I/O and use hardware virtualization for others.

Each mode has its pros and cons. Full virtualization provides full emulation of underlying hardware to guests which require no modifications in their OSes. However, performance is degraded while providing full emulation of entire system by VMM. Also HVM guests use trap and emulate model for execution of sensitive and privileged instructions which can cost to hundreds to thousands of cycles [42].

On the other hand, PV mode allows modified guests to run on a system providing an abstraction of similar physical hardware to guests and provides near native performance as compared to HVM guests. It replaces the sensitive instructions with hypercalls to VMM. It also allows combining several hypercalls into one hypercall to reduce transitions between Guests OS and VMM [42].

3.2 Xen on ARM I/O virtualization

Xen on ARM virtualizes CPU, memory, interrupts and timer. It does not have any knowledge of I/O devices. Access to actual physical I/O devices and their native device drivers is present in privileged Domain-0. Unprivileged guests can get access to I/O devices through Dom0. Xen assigns all I/O devices to Dom0. Dom0 is then responsible for MMIO remapping and interrupt handling.

I/O virtualization in Xen consists of two pairs of PV drivers called **frontend and back-end drivers**. For each class of hardware devices i.e. disk, network, console, framebuffer, mouse, keyboard, etc, a pair of PV drivers is present in system.

3.2.1 PV Backends and Frontends

PV backends are implemented in Dom0 with their corresponding frontends are present in DomU. These PV drivers are implemented as kernel drivers. However, some backends can run in QEMU in userspace. Communication between frontends and backends is done through a shared memory ring protocol and events notifications mechanism provided by Xen. Xen provides tools to setup communication layer between frontend and backend drivers in Dom0 [6]. Figure ?? shows the general I/O device virtualization architecture in Xen.




Figure 3.2: Xen I/O Device Virtualization Architecture. Taken from [6]

3.2.2 Driver Domains

In order to provide isolation, security and disaggregation, Xen has introduced the concept of driver domains. These are unprivileged guests running backends and native I/O drivers. Driver domain does not affect other guests or domains in case of being compromised or crashed. Figure 3.3 shows the architecture of driver domain in Xen.




Figure 3.3: Xen Driver Domains Architecture. Taken from [6]

3.2.3 Basic Features

Xen on ARM is a simple, smaller and faster as compared to its x86 counterpart. Some of its main features are described as follows:

- It does not perform any emulation. There is no QEMU emulation in Xen on ARM.
- It exploits hardware virtualization support for memory management, interrupts and timer virtualization.
- It uses PV pair of drivers for I/O virtualization.
- It runs entirely in hypervisor mode and provides hypercalls to guest VMs for switching between hypervisor and kernel modes.
- It uses virtualization aware GIC for interrupt handling.
- It uses virtualization aware GT for timer virtualization.
- It supports only one type of guests which exploits hardware virtualization as much as possible and uses PV interfaces for I/O device virtualization.

Figure 3.4 illustrates the simple architecture of Xen on ARM platforms.

3.3 Xen Split I/O Driver Model

With the prevalence of embedded systems in our everyday life, enhancements in I/O devices has increased significantly. As described in previous sections, Xen delegates all I/O devices to Dom0 or driver domains. All other guests access those I/O devices via Dom0 or driver domains. Xen uses a split driver model for multiplexing and accessing I/O devices. It supports virtualization of wide range of diverse I/O devices i.e. net, block, console, keyboard, mouse, framebuffer, XenGT(intel Graphic card), 9pfs, PVCalls, multi-touch, sound and sisplay devices [43].




Figure 3.4: Basic architecture of Xen on ARM platforms. Taken from [6]

3.3.1 Basic Components of Xen Split I/O Driver Model

Xen split driver model typically consists of four major components:

- The native I/O device driver
- Top half or frontend of the split driver
- Bottom half or backend of the split driver
- Shared ring buffers

The native drivers for I/O devices are present in Dom0 or driver domains for accessing actual hardware. They are interfaced with backend drivers which provide a generic interface and I/O device multiplexing functionality. Frontend drivers are present in unprivileged guests and communicate with backends using shared ring buffers. Frontends write requests on these buffers and backends write responses which are signaled through xen event notification mechanism. Successful shared memory communication between frontends and backends depends upon Xen grant tables, event channels, Xenbus and Xenstore. These mechanisms will be explained in the later sections. Figure 3.5 shows the basic communication mechanism of Xen split driver model.

3.3.2 Xen's Mechanisms for I/O virtualization

Xen provides following four basic mechanisms which are used by its split driver model:

- Grant Tables
- Event Channels
- Xenstore
- XenBus Protocol

Split drivers across domains use these mechanisms to communicate with each other and access hardware devices. A brief overview for each of the above mechanisms is provided in following sections.




Figure 3.5: Communication in Xen Split Driver model. Taken from [7]

Xen Grant Tables

Grant tables is a mechanism to provide shared memory to guests. Each guests can manipulate the shared memory on page level granularity. Grant tables provides two types of operations to be performed on shared memory i.e. memory copying and memory transferring. Since Xen has access to all physical memory, it can easily copying the data between domains. Besides copying, it can also transfer a page from one domain to another by changing the page owner and modifying guests' page tables.

Each guest has its grant table shared with Xen. Grant table is an array of grant entries which consist of domain ID, access flags and page frame numbers of shared pages. Each entry can be indexed using grant references which are basically integer numbers. These grant references are later placed in Xenstore, a virtual file system for device discovery in Xen, to communicate shared page information to other domains.

Xen implements hypercalls for grant table operations GNTTAB_*. Few important hypercalls are GNTTABOP_copy, GNTTABOP_transfer and GNTTABOP_map_grant_ref. Out of these, GNTTABOP_transfer is rarely used due to frequent TLB invalidations. It is used to transfer the ownership of page to another domain and leave the calling domain's address space. NTTABOP_map_grant_ref is used to map a page into current domain's memory to allow it to perform read or write operations on it. Mapping a page removes original reference of page in sender domain's address space. GNTTABOP_copy is the most common operation which duplicates the entire page into the local memory of calling domain. All split drivers heavily depends upon this operation.

Xen hypervisor creates four types of structures to implement grant mechanism:

• Shared grant table is created and shared by Xen for each guest. Guest writes into entries in table and Xen performs the desired operation specified by hypercalls. Four pages are allocated and shared with each guest during initialization of each

domain. A maximum of 32 pages can be allocated for shared grant tables.

- Active grant table is created and maintained by Xen to keep track of active grants per domain. Four pages are allocated initially for implementing active grant table per domain by Xen.
- Mapped track table is created and maintained by Xen per domain for each mapped page. Initially 1024 map track entries are allocated for each domain by Xen.
- Status grant table is created and maintained by Xen for keeping track of status of each grant per domain.

Figure 3.6 shows the basic structure of shared grant table.

Grant Reference		DomID	Frame Number	Flags
0	\rightarrow			
1				
2	\rightarrow			
3	\rightarrow			
4				
5				
6				
511				

Figure 3.6: Basic structure of Shared grant table

Grant Table Use for Shared Ring Buffers: Device I/O rings which are used for communication between split drivers are built on top this grant table mechanism. Frontend driver creates ring buffer pages and grants access to backend. Backend driver maps these shared pages for ring buffers for establishing a communication channel between domains. Figure 3.7 shows the actions performed by split drivers on ring buffers for inter-domain communication.

Xen Event Channels

Event channel is a mechanism for asynchronous delivery of notifications between domains. These are used with grant table mechanism to provide successful message passing between split drivers in domains. Events are similar to Unix signals. Each event represents one bit of information on which event has occured. There are four types of event channels currently supported by Xen:

- Inter-domain events are used by split drivers for notifying each other about data waiting to be transported to other domain. These are bi-directional.
- Physical IRQ (PIRQ) are used to bind actual hardware IRQs to event channels. These are used by Domain-0 or driver domains to access various devices under their control by mapping physical IRQs to event channels.




Figure 3.7: Request/Response sequence on ring buffers. Taken from [8]

- Virtual IRQs (VIRQ) are used to bind IRQs of virtual devices e.g virtual timer or emergency console to event channels.
- Intra-domain events are used to send events between virtual CPUs of a single domain similar to interprocessor interrupt (IPI) mechanism. These are also bidirectional similar to inter-domain events.

Event channel creation is a two-stage process. In the first step, an event source is bound to event channel and in second step, an event handler is registered for handling triggered event. Event channel is an abstraction of sending asynchronous notifications between domains. Each channel has two endpoints which are called ports. After binding an event channel to remote port, a domain can send an event to local port via hypercall through Xen hypervisor. Xen is then responsible for finding the remote end of channel and route events to destined remote domain.

Event channel bitmap is a structure implemented for each virtual CPU of guests running on Xen. This bitmap is shared with Xen through 'shared info' page created during initialization of guest. When one domain sends an event to another, Xen hypervisor sets an event channel upcall pending flag and desired bit of event in destination guest's event bitmap, present in its shared info page. There are also mask bits for disabling event delivery to guests. Event delivery can be masked both by individual event type or disabling/enabling all together.

Xen supports two designs of implementation for event channels ABI [44]:

• 2-level event channel ABI is de-factor implementation for event channel mechanism for which 32 bit domain supports up to 1024 event channels and 64 bit domain supports up to 4096 channels. A 2-level search path is used for finding the set event bits in event channel bitmap. For the thesis, 2-level event channel has used since 1024 events are more than enough for porting Xen's I/O split drivers to PHIDIAS.

• FIFO-based event channel ABI has lock-less event queues with configurable number of event channels and event priorities. It can support more than 100,000 event channels, with scope for 16 different event priorities.

Figure ?? shows the basic structures used for 2-level event channel implementation.




Figure 3.8: Bitmap of 2-level event channel ABI in Xen. Taken from [9]

Xenstore

Xenstore is a hierarchical storage system maintained by Dom0 and accessed by guests through shared memory page and event channels. It is a tree database (tdb) of storage and configuration information located in Dom0. Xenstore has no hypercalls and hence can be compiled and run without depending upon Xen hypervisor. However, it needs uevent channels to communicate with domains using ring buffers built on top of shared memory pages. Figure 3.9 shows the basic hierarchy of xenstore filesystem.




Figure 3.9: Basic hierarchy of xenstore filesystem

There are two rings created on a shared memory page per domain. One for transmitting requests and other for reading responses asynchronously. Guests write requests on ring buffer and xenstore writes responses. Only Dom0 has permissions to write or

3 Overview of Xen

modify data stored in database of xenstore. Other guests. If DomU wants to write data in xenstore filesystem, correct permissions must be granted to it by Dom0. Each guest shares its own memory page with Xenstore and creates an event channel to communicate with it.Xen provides XL tool [45] to create unprivileged domains by Dom0. This tool is also responsible for registering unprivileged domains with Xenstore and map their shared memory pages into Xenstore userspace.

Xenstore is running as a xenstore daemon called Xenstored and allows dom0 and guests to access information about configuration and status of the system [46]. Xenstore filesystem stores information in the form of directories which contains other directories or keys. Hence its structure is similar to a dictionary with key and value pairs for information. It supports handling multiple requests within a single transaction atomically to provide consistent view of stored information. The design of xenstore interface is based on central polling loop which reads requests, polls watches and invokes callbacks [47].

XenBus

Xenbus [48] is a protocol built on top of the XenStore used for enumerating and connecting split device drivers in Xen. Xenbus provides a bus abstraction to paravirtualized drivers in Xen to connect domains with each other. It requires grant tables, event channels and xenstore to function correctly. XenBus implements a state machine which keeps track of several states of virtual drivers during the process of enumeration of virtual devices. Each split driver registers itself with XenBus which in turn calls the corresponding probe function. Frontend drivers can only be probed once corresponding backend drivers and xenstore are up and running.

Both halves of Xen's split driver model should implement the core component of Xenbus interface which is the xenbus state enumerated type. This means that while registering with XenBus, paravirtualized drivers should provide with their own implementation of otherend_changed function which switches states of the driver and performs necessary setup of virtuals device depending upon the changes in state of other end of driver. Xenbus interface provides functions to split drivers to register watchers with Xenstore filesystem which gets invoked upon the changes in watched node's data. Figure 3.10 shows states of backend and frontend drivers managed by Xenbus protocol.




Figure 3.10: States transition of frontend and backend drivers implemented by XenBus. Taken from [10]

3 Overview of Xen

4 Porting Environment and Requirements

In this chapter, the basic requirements and environmental setup for porting Xen split driver model to PHIDIAS will be discussed.

4.1 Environmental Setup for Porting

Basic environment for this thesis consisted of an ARM target platform and a Linux PC with required tools and source code. The details of target platform and source code used are given below.

4.1.1 Target Platform

HiKey (LeMaker version) [49] was used as a target platform which has the following features:

- Kirin 620 SoC
- ARM Cortex-A53 Octa-core 64-bit up to 1.2GHz (ARM v8 instruction set)
- 2GB LPDDR3 DRAM
- On-board 8GB eMMC nand flash storage
- TI WL1835MOD 2.4 GHz Wireless card

4.1.2 Linux kernel version

The Linux kernel used for running Xen on HiKey was 4.1.15 obtained from [50]. Linux kernel used for running PHIDIAS was linux-4.11-rc2 obtained from [51].

4.1.3 Xen version

Xen 4.7.0 was used for setting up reference framework for porting taken from [52].

4.1.4 PHIDIAS version

Table 4.1 describes commit ids for components of PHIDIAS and their git repositories used in current project.

PHIDIAS component	commit id	git repo		
xml	30d880a5b2b28c7032c	git@gitlab.sec.t-labs.tu-		
XIIII	300000000000000000000000000000000000000	berlin.de:phidias		
	dce4b564496ab08f06a15	$/\mathrm{xml.git}$		
aoro	3a1771b3aa6cf2b789805	git@gitlab.sec.t-labs.tu-		
core	3a1771b3aa0c12b789805	berlin.de:phidias		
	d849e74e8ffbdc9dbc3	/serial_multiplexer.git		
abi	8d8c3d1251799701eb	git@gitlab.sec.t-labs.tu-		
ani	000C301231799701eb	berlin.de:phidias/abi.git		
	82e5a54fb7ec8075a30ce			
serial_multiplexer	968b913fa865e7129a9	git@gitlab.sec.t-labs.tu-		
seriai_muniplexer	9000913180036712989	berlin.de:phidias		
	10c79818153b361cbaf6e	/serial_multiplexer.git		

Table 4.1: Description of PHIDIAS components commit ids and git repos used for porting

4.2 Requirements for Porting

Following requirements were considered and fulfilled while porting Xen I/O split driver model to PHIDIAS:

- Keep the changes as minimum as possible in PHIDIAS hypervisor code. For the current project, no additional changes are added in PHIDIAS besides adding serial multiplexer functionality for getting serial output from guests running on different physical CPUs.
- Keep the changes as minimum as possible in Xen domains Linux source code and
 make changes in separate generic interfaces exposed to all xen's split drivers. This
 also has been satisfied in current work by adding changes usable by split drivers
 for all types of I/O devices.
- Add required changes in Linux kernel code cleanly easy to maintain future releases.
 Two major changes were added for porting work. One was to create a separate memory ZONE name ZONE_XEN in Linux kernel used by split drivers for allocating pages for sharing and another was to register a custom IPI handler for software generated interrupts.
- Port Xen's frontend and backend of network virtual device to PHIDIAS for the proof of concept of flexibility of the static hypervisor and adding networking support between guests.
- Tools (iperf and ping) which are used for testing should be same. Ping utility used is of BusyBox v1.22.1 and iperf is of version 2.0.10 (11 Aug 2017) pthreads.

- Keep changes small in Xenstore userspace tool. For current work, only one change is added to introduce domU with Xenstore manually. In original Xen setup, this is done via XL tool as explained previously 3.3.2 which depends upon Xen hypervisor hence not used in our porting setup.
- At least two guests should be able to communicate via ported split driver.

 ${\it 4\ Porting\ Environment\ and\ Requirements}$

5 Design and Implementation of Porting Basic Components of Xen Split Driver Model

For porting Xen split driver model, three major components i.e. Grant tables, Event channels and Xenstore would be modified to use static memory and PHIDIAS xcore and capability feature. In this section, design and implementation of applying *Principle of Staticity* of PHIDIAS to Xen I/O drivers will be discussed.

5.1 Porting Xen I/O Emualation Layer to PHIDIAS

Porting work for necessary components of XEN's split driver model is explained in the following sections.

5.1.1 Porting Shared Information Pages

Shared info page is used to share virtual machine state with Xen hypervisor. It includes information about virtual CPU (vCPU) state, event channels and wall clock time information. Each guest allocates a zerod page for shared info page from kernel and registers it with Xen hypervisor through a hypercall. In our case, a static memory range has been configured to allocate shared info pages. These pages are shared between guests instead with the PHIDIAS hypervisor. The size of this static memory is dependent upon the total number of configured guests in system. Each guest obtains its share info page from this static contiguous memory range using its domain ID defined in Linux configuration file (CONFIG_XEN_DOM_ID). Dom0 with id 0 initializes the entire range with zeros. The shared info page is mapped in linux guest as un-cached so that other guests would get the consistent view of each other's shared information. Figure 5.1 shows the approach of implementing shared info pages for two guests in PHIDIAS.

5.2 Design of Porting Grant Tables

As described in 3.3.2, grant tables are a mechanism for sharing memory pages across domains. Each guest allocates pages for grant tables and shares them with Xen hypervisor through a hypercall. By design, Xen does not support swapping which means that even unused part of allocated memory to a guest will be not used by other guests. To solve this problem, Xen uses **ballooning**. Ballooning is way of dynamically increasing




Figure 5.1: Basic approach of implementation of shared info pages in PHIDIAS for two guests

or decreasing size of allocated memory from hypervisor's memory pool. Memory visible to each guest can be configured in Xen at boot time. For Dom0, it could be specified in grub configuration file and for domU, it is specified in XL tool's guest configuration file. If the guest uses less memory than configured amount, it can return nused blocks of memory to hypervisor. However, guest can not retrieve more memory through ballooning than its maximum configured amount of memory. Memory allocated to unprivileged guests is taken from Dom0 memory pool and hence it Dom0 memory balloon's down every time a new guest is started.

For the current work, Xen balloon driver has been disabled in Linux guest kernel using configuration option CONFIG_XEN_BALLOON. In the native code of xen domains, ballooning is used to allocate pages for grant tables, XenBus ring buffers and netback driver for mapping packets received from netfront. In our ported setup, it has been replaced by defining two globally shared readable/writable memory ranges statically in PHIDIAS configuration option of guests. One memory range is defined to allocate static memory for grant table frames while the other is defined to be used by all split drivers for establishing communication for I/O virtualization. Required pages are allocated from these two memory ranges and mapped un-cached in address spaces of guests.

5.2.1 Static Memory for Grant Frames

In Xen, maximum number of grant frames is defined to be 32. For the current thesis, since two guests were used for testing, a total of 64 contiguous pages had been configured for grant tables usage. Each guest uses 32 pages for its own grant table implementation and accesses other guests' grant table by mapping these into its address space un-cached. For performing operations on grant tables, each guest gets the reference of unused entry from grant table and updates it with its domain ID, shared frame number and desired flags. The guest then sends the obtained grant reference through ring buffers to the other guest. In native Xen domains, hypercalls are used to perform grant operations i.e. granting access to remote domain, mapping, transferring and copying pages across domains. In ported static setup, guest had access to remote's domains grant tables by

mapping those directly into its address space. Figure 5.2 shows the configuration of grant table static memory range for two guests in PHIDIAS.




Figure 5.2: Static memory configuration for grant table in PHIDIAS for two guests

5.2.2 Static Memory for I/O Split Drivers Usage

I/O Split drivers of Linux guests allocates pages using kernel APIs for the allocation of page frames and share with other guests via grant table hypercalls. In order to use the same Linux page allocation APIs and keep changes in split drivers as minimum as possible, a new memory zone named **ZONE_XEN** had been added in Linux kernel. A static globally shared memory of size 8192KB has been allocated in PHIDIAS from which each guest can allocate its respective zone. The size of zone for each guest was set to 4096 KB i.e. 1024 pages. Each guest obtained the starting address of its zone using base address configured in PHIDIAS for zone memory range and its domain ID as shown in listing 5.1.

```
xen_zone_size = 0x400000;
xen_zone_start_addr = 0xfef00000 + (CONFIG_XEN_DOM_ID * xen_zone_size);
```

Listing 5.1: Code snippet for calculating start address of guest ZONE_XEN

Figure 5.3 shows the memory configuration for areas of ZONE_XEN for two guests in PHIDIAS.




Figure 5.3: Static memory configuration for ZONE_XEN in PHIDIAS for two guests

Each guest knows about the address range of other guests ZONE_XEN. In order to access remote guests pages allocated from their ZONE_XEN, each guest maps the areas of other guests zones into its address space during its initialization and creates a hash table of virtual addresses of mapped pages indexed with physical page frame numbers. This hash table was implemented for ported split drivers for two reasons:

- To speed up the process of finding mapped virtual address of remote's guest shared page using the physical frame numbers obtained from remote guest's grant table which are already mapped as explained in 5.2.1.
- Function ioremap can not be called in interrupt context which is the case of mapping shared pages through grant tables in split drivers for most of the scenarios.

Figure 5.4 shows the basic structure of hash table for mapping remote guest's physical frame numbers of shared pages to mapped virtual addresses in local address space.




Figure 5.4: Structure of hash table used for accessing remote guest shared pages of zone xen

5.3 Design of Porting Event Channels

As explained in section 3.3.2, event channels are used to send asynchronous notifications among guests in Xen. On ARM, software generate interrupts (SGI) are used for interprocessor interrupts. There are 16 SGI available on ARM architecture. In Xen guests, there is a common interrupt handler **xen_arm_callback** for handling notifications from remote guests via event channels. Xen guest uses PPI 31 for event IRQ and has a an interrupt property in its hypervisor node of flattened device tree provided to it by hypervisor as shown in listing 5.2.

```
hypervisor {
    compatible = "xen, xen", "xen, xen-4.7"; moredelim//moredelimversion
    moredelim moredelim of moredelim moredelim the moredelim moredelim moredelim
    moredelimABI
    reg = <0xb0000000 0x20000>; moredelim moredelim moredelim//moredelim
    moredelimGrantmoredelim moredelim table moredelim moredelimmemorymoredelim
    moredelimarea
    interrupts = <1 15 0xf08>; moredelim moredelimIRQ
};
```

Listing 5.2: Xen Hypervisor node in hi6220 flattened device tree

In PHIDIAS, SGIs are used to send interprocess interrupts using its **xcore mechanism**. First 6 SGI interrupts are used by Linux kernel. Our port could use one from the remaining SGIs for registering **xen_arm_callback** handler for Xen event IRQ. However, in Linux kernel version 4.11_rc2 used in current work, handle JPI function used for handling SGIs only handles first 6 SGIs already registered by Linux kernel. For remaining SGIs, it shows a default warning of *Unknown IP*. To handle this, some modifications were made in IPI handling code of Linux kernel. For SGIs greater than 5, modified IPI handling function checked whether some handler is registered for incoming interrupt and then called the registered handler if found any. A kernel level API for registering IPI handler for SGIs was added. Web source [53] has been used as a reference for implementing generic API for registering custom IPI handlers.

SGI 9 had been used for Xen events in PHIDIAS for interdomain communication. 2-level event channel support had been ported which used two-level bitmap to speed searching. The first level is a bitset of words which contain pending event bits. The second level is a bitset of pending events themselves. All hypercalls in Xen guests were replaced with local guest's kernel code working on shared memory and IPIs.

5.3.1 Static Memory Allocation for Event Domains Pages

Xen hypervisor maintains a structure for each event per domain which stores necessary information e.g. VCPU for local delivery notification, event channel type, port number and priority etc. When a guest issues hypercall to send an event to remote guest, Xen hypervisor uses this structure to find remote domain ID and remote port and injects interrupt into destination guest.

In current work, all maintenance of event domain structures and triggering of IPI had been moved into Xen's guest domain. For remote sharing of event channel structures of guests, a static globally shared memory named **event_domains** has been allocated and mapped to guests' domains. In our implementation, the number of event channels each guest could support was limited to the amount of event domain structures that a single page could hold. Each guest had access to remote guest's event domain page containing corresponding event domain structures and could write its domain id and local event

port into them while binding interdomain event channels. Figure 5.5 shows the basic structure of sharing event domains information in PHIDIAS for two guests.




Figure 5.5: Basic structure of sharing event domains information in PHIDIAS for two guests

5.3.2 Adding Capabilities for IPI in PHIDIAS

In case of split driver model of Xen, guests use event channels in two scenarios:

- Sending event notifications between Xenstore userspace application and guest's paravirtualized I/O driver behaving as intradomain events.
- Sending event notification between two frontend and backend of split drivers behaving as interdomain events.

For the above two types of events, two capabilities had been added in guest configuration on PHIDIAS as shown in listing 5.3.

```
For Dom0 Linux guest 1

<cap type="ipc" target_xref="linux2" param="0x9" />

<cap type="ipc" target_xref="linux1" param="0x9" />

For DomU Linux guest 2

<cap type="ipc" target_xref="linux1" param="0x9" />

<cap type="ipc" target_xref="linux2" param="0x9" />

<cap type="ipc" target_xref="linux2" param="0x9" />
```

Listing 5.3: Capabilities added for event notifications in guest configuration on PHIDIAS

Both capabilities had type **ipc**. First capability had index 0 with destination selected to be remote guest and second capability had index 1 with destination chosen to be itself. First capability was used for **interdomain events** and second capability emulated

intradomain events. Both these capabilities triggers SGI 9 for xen events in linux guests.

5.4 Design of Porting Xenstore

As explained previously in section 3.3.2, each guest of Xen shares a page for xenstore request and response ring buffers with Xenstore userspace application. It also binds an event channel with Xenstore application to send event notifications. Xenstore userspace application talks with Xen guests through **Xen filesystem xenfs** driver which mounts files for communication between Xen guests and userspace applications. Out of these files, following two are used for communication between Xenstore and Xen Dom0 guest:

- xsd_kva for mapping guest's page used for xenstore interface in userspace
- xsd_port for getting an unbound port number of the guest event channel used for binding it with a event port in userspace application i.e.Xenstore daemon.

For unprivileged guests of Xen, Dom0 controls their creation and performs management through Domain control hypercalls. While creation of DomU, a xenstore interface page and an unbound event channel are allocated which are introduced into xenstore daemon through Xen XL tool. DomU gets that allocated page for mappingit into its address space and the xenstore event channel with the help of hypercalls during its initialization.

In our current work, since no XL tool had been ported and Dom0 did not control creation of DomU guests, DomU xenstore page and event channel number was added manually. A similar file interface had been exposed to userspace by Dom0 which was used to map DomU xenstore page into Xenstore daemon application as shown in listing 5.4. Two globally shared static pages were allocated for xenstore interfaces of guests in PHIDIAS as shown in Figure 5.6. For event channel of DomU used with xenstore daemon, hard-coded DomU's event port number 1 was used. Mechanism for introducing DomU to Xenstore daemon with hypercalls and XL tool was replaced with by manually introducing creation of DomU connection into xenstore daemon code.

5 Design and Implementation of Porting Basic Components of Xen Split Driver Model




Figure 5.6: Communication between Xenstore application and Guests in PHIDIAS

```
return 0;
}

const struct file_operations xsd_kva_foreign_file_ops = {
    .open = xsd_foreign_kva_open ,
    .mmap = xsd_foreign_kva_mmap ,
    .read = xsd_read ,
    .release = xsd_release ,
};
...
```

Listing 5.4: Added file interface for mapping DomU xenstore interface page into userspace in drivers/xen/xenfs/xenstored.c file

6 Porting Xen Network Virtualization

In this chapter, first Xen network virtualization architecture will be explained and then the work related to porting it to PHIDIAS will be presented. Other split drivers for different I/O devices can ported using the same approach adopted for paravirtualized network driver with some little modifications corresponding to the requirements for these split drivers.

6.1 Xen Network Virtualization

In this section, analysis of xen network virtualization architecture and data flow will be provided. The details of bringing up network virtual interfaces in domains will be explained. Most of the steps performed during registration and initialization of xen network drivers also applies to other I/O virtual drivers of xen. Figure 6.1 shows basic components of xen network virtualization architecture which are explained in next sections.




Figure 6.1: Xen network virtualization architecture

6.1.1 XenBus Backend and Frontend drivers

All split I/O drivers of Xen depends upon a general bus entity named XenBus which provides an interface to backend and frontend drivers to communicate with each other.

The internal working of Xenbus is dependent upon Xenstore and event channels. Xenbus is also composed to two split drivers that work together to provide successful connection of I/O split drivers as shown in Figure 6.2 .These are:

- XenBus Backend is a bus that itself is registered with kernel bus subsystem. It is responsible for enumerating all backend devices in Xenstore, calling their corresponding probe functions and watching xenstore for changes. All backend drivers register themselves with XenBus backend.
- **XenBus Frontend** is also a type of bus which registers itself with kernel bus subsystem. It is responsible for enumerating and probing all frontend devices in Xenstore and registering watches in Xenstore for getting notification about changes in the backend devices. All frontend drivers registert themselves with XenBus frontend.




Figure 6.2: XenBus Architecture for connecting backends with frontends in Xen

6.1.2 Netback Driver

In Xen, Netback driver implements backend of split driver model in Dom0. It communicates with other end of split driver model through two rings i.e. transmit Tx ring and receive Rx ring. These rings are shared by network frontend driver and netback maps them into Dom0 address space. Netback driver is responsible for sending and receiving network packets to actual hardware through actual network driver of physical hardware.

6.1.3 Netfront Driver

Netfront driver implements the frontend of split driver model in unprivileged domains. It creates Tx and Rx rings for sending instructions about data flow to the backend. These rings do not create actual data packets. The data packets are transferred using shared memory pages offered by grant table mechanism of Xen. Both frontend and backend notifies each other of requests and responses through event channel.

6.1.4 Initialization of Network split drivers in Xen

Netback driver is probed when Xend toolstack in Dom0 creates 'vif' device. In this netback_probe function, network backend sets its state to XenbusStateInitialising. It then write keys to the Xenstore related to features it supports for data processing. It includes feature-sg, feature-gso-tcpv4, feature-gso-tcpv6,feature-ipv6-csum-offload, feature-rx-copy,feature-rx-flip, feature-multicast-control, feature-dynamic-multicast-control,feature-split-event-channels, multi-queue-max-queues and feature-ctrl-ring. It then reads the main script provided in DomU XL configuration file for interfacing virtual network interface with real network device and kickoffs the necessary scripts to setup the desired connection between virtual interface and real network device. There are three main styles of network setup for a Xen host, bridged, routed and nat [54]. The default mode is bridged and from Xen 4.3 onwards, support of openvswitch is also provided.

Netfront driver gets probed by xenbus_probe function during its initialization only if Xenstore is up and running. Netfront probe calls xennet_create_dev to create a net_device and registers this device with Linux Network stack. It also allocates the transmit queue and receive queues for this net_device. After DomU is started and netfront driver is initialized successfully, hotplug scripts in Dom0 sets the initial state of netfront to XenbusStateInitialising by writing corresponding netfront state key in Xenstore. Both netback and netfront has registered a notifier with Xenstore through Xenbus which watches the state of other end and get notifications from Xenstore upon changes in state of other end. Setting of the state of netfront to XenbusStateInitialising causes netback to get notified and it changes its Bus state to XenbusStateInitWait. When netfront driver gets notified about XenbusStateInitWait of netback, it calls xennet_connect function. xennet_connect is the main function which does all the necessary work to connect netfront with netback. It creates tx and rx shared rings, grants the access right to netback, allocates tx and rx event channels and store tx-ring-ref, rx-ring-ref, event-channel-tx, event-channel-rx request-rx-copy, feature-rx-notify, feature-sg and feature-gso-tcpv4 to xenstore. It also allocates rx buffers for receiving packets from netback. After completing its talk with netback, it sets its state to XenbusStateConnected.

On receiving state change notification about successful connection from netfront, netback reads the keys written by netfront. It reads grant refs of tx and rx rings and maps them into Dom0 address space. It binds its event channels to netfront tx and rx event channels. It then finally sets its state to XenbusStateConnected.

6.1.5 Network Data Flow from Netfront to Netback

For transmitting network packets to netback, netfront calls xennet_start_xmit function. It examines received skb_buff structure which is used by kernel to manage network packets. First, it allocates grant reference and tx request for linear part of skb_buff. Then it calculates the number of fragments in network packet and allocates grant reference and tx request for all fragments of skb_buff. Finally, it notifies netback driver of tx requests in Tx ring.

On getting notification from netfront about tx requests, netback processes the requests in xenvif_tx_action and creates corresponding copy and map operations to be performed on shared grant references. Netback driver has the maximum length of TX copy operation to be 128 bytes. If the packet size is larger than 128 bytes, remaining data will be mapped into Dom0 address space. After filling a newly allocated skb_buff with received network packet data, netback gives this packet to Linux network stack which forwards it to upper layers.

6.1.6 Network Data Flow from Netback to Netfront

For transmission of packets from netback to netfront, xenvif_start_xmit is called. It first checks the number of available of rx buffer slots in RX ring of netfront mapped into Dom0 address space. After getting required number of slots in RX ring, it copies the packet data into rx buffers granted by netfront driver through gnttab_batch_copy function. This in turn calls hypercall responsible for transferring data into netfront rx buffers. Netback driver uses this batch copy operation to copy data to and from an unprivileged guest via the grant references in the RX and TX ring buffers. Netfront driver calls xennet_poll function to retrieve the network data and forwards it to Linux network stack.

6.2 Network Virtualization Architecture in PHIDIAS

In this section, changes required for porting Xen network split drivers to PHIDIAS will be discussed.

6.2.1 Writing Keys to Xenstore for network virtualization

In Xen, Xenstore should be running for split drivers of I/O devices to initialize and connect with each other. In case of PHIDIAS, Xenstore was cross-compiled using build root method as described in Xen wiki page [55]. It was started in Dom0 Linux guest using the commands in listing 6.1.

```
#mount -t xenfs xenfs /proc/xen

#cp -r /usr/local/lib/* /lib

#mkdir /var/run

#touch /var/run/xenstored.pid

#touch /var/lib/xenstored/tdb

#chmod +x /usr/local/sbin/xenstored
```

```
#./usr/local/sbin/xenstored --pid-file /var/run/xenstored.pid --priv-domid 1
```

Listing 6.1: Commands for startin Xenstore dameon in Dom0 on PHIDIAS

First command mounts the Xen filesystem so that userspace applications can get access to shared Xenstore pages of Dom0 and DomU guests. It also creates a file for accessing event channel number of Dom0 to bind with Xenstore's event channel. The last command basically starts the Xenstore in daemon mode and gives DomU with ID 1 access rights to write/read keys in its Xenstore page. By default, only Dom0 has permissions to write or modify keys in Xenstore. It can grant permission to other guests by using **xenstore-chmod** command but it would require for Dom0 to know about all the keys which DomU would need to read/write/modify in Xenstore. The simpler approach is to start Xenstore daemon with **priv-domid 1** which will grant guest with Domain ID 1 permissions to read/write/modify all keys in Xenstore .

6.2.2 Probing Netback driver

As described in section 6.1.4, netback driver is probed by Xend toolstack. In case of our setup, since there was no Xend toolstack, it gets probed by Xenstore dameon by notifying the Dom0 guest after being started successfully. No modification was done in the code as Xen already supports probing netback by Xenstore. However, there are some keys which were written by Xend and Xendomains services in Dom0 on native Xen setup. These were manually written to Xenstore by Dom0 guest by using the script in listing 6.2.

```
#!/bin/bash
cd /usr/local/bin/
chmod +x *
./xenstore-write /local/domain/0/domid 0
./xenstore-write /local/domain/0/name Domain-0
./xenstore-write /local/domain/0/control/shutdown ""
./\,xenstore-write\ /local/domain/0/control/feature-power off\ 0
./xenstore-write /local/domain/0/control/feature-halt 0
./xenstore-write /local/domain/0/control/feature-suspend 0
./\,xenstore-write\ /\,local/domain/0/control/feature-reboot\ 0
./xenstore-write /local/domain/1/device
./xenstore-write /local/domain/1/device/vif ""
./xenstore-write /local/domain/1/device/vif/0"
./xenstore-write /local/domain/1/device/vif/0/backend-id 0
./xenstore-write /local/domain/1/device/vif/0/mac "D2:A3:CD:27:4A:53"
./\,xenstore-write\ /\,local/domain/1/\,device/\,vif/0/\,backend\ "/\,local/domain/0/\, |
    backend/vif/1/0"
./ xenstore-write / local/domain/0/backend/vif/1/0/frontend-id 1
./xenstore-write /local/domain/0/backend/vif/1/0/frontend "/local/domain/1/
    device/vif/0"
./xenstore-write/local/domain/0/backend/vif/1/0/script"/etc/xen/scripts/
    vif-route"
```

```
./xenstore-write /local/domain/0/backend/vif/1/0/handle 0
./xenstore-write /local/domain/0/backend/vif/1/0/mac "D2:A3:CD:27:4A:53"
./xenstore-write /local/domain/1/device/vif/0/state 1
./xenstore-write /local/domain/0/backend/vif/1/0/state 1
```

Listing 6.2: Script used in Dom0 to write necessary keys for network drivers to Xenstore on PHIDIAS

6.2.3 Probing Netfront driver

As described in section 6.1.4, netfront driver gets probed by XL toolstack run in Dom0 while creating DomU. In PHIDIAS, both Dom0 and DomU guests start at the same time. Netfront driver should only probed after Xenstore and netback driver are running successfully. To notify DomU guest about running Xenstore daemon in Dom0 and probing netback driver, an interprocess interrupt was used. An ipc capability with index 2 was added in configuration options of Dom0 linux guest in PHIDIAS as shown in listing 6.3.

```
<cap type="ipc" target_xref="linux2" param="0xa" />
```

Listing 6.3: Capability added in config options of Dom0 linux guest to notify DomU guest to probe netfront driver

SGI number 10 was used. In netfront driver, an ipi handler, listed in 6.4, was registered which was called on receiving interrupt from Dom0.

```
static irqreturn_t irqHandlerBusProbe (int irq, void *dev_id)
{
   schedule_work(&probe_work);
   return IRQ_HANDLED;
}
```

Listing 6.4: IPI handler for receiving notification from Dom0 about successful running of Xenstore and netback driver

To send an IPI to DomU from Dom0, a small kernel module was developed which triggered the capability with index 2. This module was inserted after running Xenstore daemon and writing network related xenstore keys in Dom0 guest. This module triggers the capability by using the code described in listing 6.5.

Listing 6.5: Code to trigger capability 2 from Dom0 to DomU

6.2.4 Transmission of packets from netfront to netback

For transmission path from netfront to netback, grant entries are created in Tx ring by netfront which contain page frame numbers of shared pages containing network packet data. As described in section 5.2.2, a ZONE_XEN was created for sharing memory pages between frontend and backend drivers. Since skb_buff was allocated from linux kernel NORMAL memory zone in native Xen guest's netfront driver, it had to copied into ZONE_XEN so that it could be shared with Domain0. For this, a function xen_skb_copy to copy skb_buff from NORMAL memory zone to XEN zone was implemented in skbuff.c file and called in xennet_start_xmit which is main function for transmitting packets to Dom0. Linux kernel network stack provides a function skb_copy for copying both an sk_buff head and its data from non-linear to linear buffers. This had been used as a reference for implementation of xen_skb_copy which is provided in listing 6.6 along with the way it is called from xennet_start_xmit function.

```
File: net/core/skbuff.c
struct sk_buff *xen_skb_copy(const struct sk_buff *skb, gfp_t gfp_mask)
    int headerlen = skb_headroom(skb);
    unsigned int size = skb_end_offset(skb) + skb->data_len;
    struct sk_buff *n = __xen_alloc_skb(size, gfp_mask);
    if (!n)
        return NULL;
   /* Set the data pointer */
    skb_reserve(n, headerlen);
   /* Set the tail pointer and length */
    skb_put(n, skb->len);
    if (skb_copy_bits( skb, -headerlen, n->head, headerlen + skb->len))
       BUG();
    copy_skb_header(n, skb);
    return n;
File : drivers/net/xen-netfront.c
static int xennet_start_xmit(struct sk_buff *skb, struct net_device *dev)
     struct sk_buff *nskb;
    struct sk_buff *xen_skb;
   /* Drop the packet if no queues are set up */
    if (num_queues < 1)
        goto drop;
    xen_skb = xen_skb_copy(skb, GFP_XEN);
    if (!xen_skb)
        goto drop;
    dev_kfree_skb_any(skb);
    skb = xen_skb;
```

```
queue_index = skb_get_queue_mapping(skb);
queue = &np->queues[queue_index];
...
}
```

Listing 6.6: Code snippet of function for copying entire network packet from NORMAL memory to XEN memory zone

This copying from NORMAL zone to XEN zone for sharing packets would definitely degrade the networking performance for larger size packets which would be visible while performing throughput testing in later chapter 7.

6.2.5 Receiving packets from netfront by netback

In native Xen setup, Netback driver uses GNTTABOP_map_grant_ref hypercall for mapping shared network packets into its domain. This hypercall operation adds a mapping at host virtual address in the current address space of Dom0. Dom0 allocates pages in its address space and provides virtual addresses of those pages as host address in GNT-TABOP_map_grant_ref hypercall. Xen hypervisor then creates a mapping of shared pages at those host virtual addresses in Dom0 page tables. Since page table entries are added by hypervisor for accessing shared network packets by Dom0, netback driver uses virt_to_page macro on these mapped pages while filling skb_buff fragments of received packets. Linux network stack uses struct page's in most of APIs for handling fragments of network packets. The macro virt_to_page returns struct page's of given virtual address which is called in netback function xenvif_fill_frags to fill skb_buff fragments by _skb_fill_page_desc function.

In our ported setup, shared pages are mapped using ioremap which maps provided physical addresses into caller's address space. The macro virt_to_page cannot be used for virtual addresses returned by ioremap. Dom0 only allocates struct page's for the memory given to it by PHIDIAS. It has no struct page's for DomU's shared memory, otherwise its kernel's buddy allocator [56] can allocate pages from DomU's memory. In order to solve this problem, netback driver in PHIDIAS maps the shared network data pages into its address spaces and then copies data into its newly allocated pages of NORMAL memory zone as shown in Figure 6.3. It then forwards these to Linux network stack for further processing. In Xen, full page buffers are allocated to implement fragments for network packets hence large fragmented packets span multiple pages. This had introduced copy overheads in our implementation resulting in decreased network performance that will be shown later 7.

6.3 Porting other virtual I/O devices in Xen

In this section, steps require in porting of Xen I/O virtual devices ,besides network, to PHIDIAS will be discussed. One of the core virtual devices in Xen is block device which provides a non-volatile storage to guests to store and retain data between power reboots.




Figure 6.3: Netback copy operation in TX path from netfront to netback on PHIDIAS

6.3.1 Xen Virtual Block Device Driver

Xen virtual block device driver provides an interface to an abstract block device, typically a virtual hard disk backed by real disks, individual partitions, or even files on a host filesystem [8]. Just like other split drivers, it consists of block frontend and backend drivers and it is based on grant table sharing and event channels mechanisms of Xen hypervisor. Grant table operations are used for transferring several KB of data consisting of multiple blocks. It provides an abstraction of a block device similar to SATA or SCSI with general read and write block device operations. It also supports command-reordering which means that commands might complete in an order different from the order in which they are issued.

As grant table and event channels are already ported to PHIDIAS, the only thing which needs to be done for setting up Xen's block virtual device is writing keys to Xenstore which are read by block frontend driver while finalizing the connection with backend. The frontend driver reads domain's device/vbd/0/backend key in the XenStore to get the location of back end for the virtual block device. The most important information it needs to read from Xenstore is related to sector size and number of sectors which is provided in listing 6.7.

```
/local/domain/0/backend/vbd/1/0/frontend-id 1
/local/domain/0/backend/vbd/1/0/frontend "/local/domain/1/device/vbd/0"
/local/domain/0/backend/vbd/1/0/sector-size
/local/domain/0/backend/vbd/1/0/size
/local/domain/0/backend/vbd/1/0/info

/local/domain/1/device/vbd/0/backend-id 0
/local/domain/1/device/vbd/0/backend "/local/domain/0/backend/vbd/1/0"

/local/domain/1/device/vbd/0/state 1
/local/domain/0/backend/vbd/1/0/state 1
```

Listing 6.7: Keys in Xenstore for connecting virtual block device frontend driver with backend in Xen

As with other split drivers, block front end driver allocates a page for ring buffer for granting access to block backend driver. It writes ringref of shared ring page to Xenstore. It also allocates and event channel and passes it to backend through Xenstore. It reads Xenbus state of backend and sets it own state while connecting itself with backend. States are changed at different steps of talking with the other end until XenbusState-Connected is reached and set.

In PHIDIAS setup, since both guests are started at the same time unlike Dom0 and DomU in Xen, block frontend driver should be probed through an IPI triggered by block backend after successful running of Xenstore daemon and block backend probing in Dom0 guest. The same approach used for netfront driver, as described in section 6.2.3, could be followed.

6.3.2 Porting miscellaneous Xen I/O Device Drivers

In this thesis, only network virtualization drivers of Xen had been ported to PHIDIAS. For remaining I/O devices e.g, keyboard, mouse, scsi, block devices etc, the necessary Xenstore keys read by frontend drivers should be written manually to Xenstore filesystem through a customized script from Dom0 guest. User could locate the necessary keys needed by frontend drivers by looking through their driver code. For probing the frontend drivers, an IPI can be configured and triggered by a kernel module inserted into Dom0 Linux guest.

 $6\ Porting\ Xen\ Network\ Virtualization$

7 Testing and Evaluation

In this chapter, results of tests performed for comparing network performance on Xen and PHIDIAS will be presented and analyzed. Two tests were performed for calculating statistics on network performance on Xen and PHIDIAS. One test was conducted to calculate the latency of transferring network packets between Dom0 and DomU and the second one was done to measure throughput. Both tests were performed by running two Linux guests on different physical CPU cores on an 8-core Hikey ARMv8 target platform. Analysis and results of these tests are presented in following sections.

7.1 Network Latency Test

Ping is the most common utility to measure round trip latency of network packets. For the tests, Ping binary used was of **BusyBox v1.22.1** (**Debian 1:1.22.0-9+deb8u1**) **multi-call binary**. Ping utility was obtained from prebuilt binary of ramdisk image of 96boards' linaro debian at web link [57].

Ping tests were performed with different packet sizes using default Ethernet maximum transmission unit (MTU) i.e. 1500 bytes. Each test was conducted for 50 packets and then minimum, average and maximum round trip latencies were calculated. For TCP/IP networking, if network packet size is larger than MTU, IP fragmentation occurs [58]. For testing fragmentation in our setup, packet size of 1900 bytes was used.

7.1.1 Network Latency Test results on Xen

Table 7.1 shows the results of ping tests performed between Dom0 and DomU through virtual network devices on Xen.

Table 7.1: Ping Test results on Xen

Number of packets	Size of data in Bytes	Min RTT (ms)	Avg RTT (ms)	Max RTT (ms)	Packets Lost	Reason
50	56 (default)	0.42	0.533	0.718	0	N/A
50	1000	0.402	0.611	0.857	0	N/A
50	1900 (with fragmentation)	0.483	0.699	0.913	0	N/A

7.1.2 Network Latency Test results on PHIDIAS

Table 7.2 shows the results of ping tests performed between Dom0 and DomU through virtual network devices on PHIDIAS.

Table 7.2: Ping Test Results on PHIDIAS

Number of packets	Size of data in Bytes	Min RTT (ms)	Avg RTT (ms)	Max RTT (ms)	Packets Lost	Reason
50	56 (default)	0.135	0.147	0.36	0	N/A
50	1000	0.234	0.251	0.558	0	N/A
50	1900 (with fragmentation)	0.394	0.407	0.427	30	IP reassembly Timeout

7.1.3 Analysis of Network Latency Test results on PHIDIAS

Figure 7.1 shows the comparison between round trip latencies of ping packets on PHIDIAS and Xen. It is clear that PHIDIAS outperforms Xen with lower latencies. This is due to the fact that no hypercalls and switching into hypervisor world is done in case of network virtualization on PHIDIAS. PHIDIAS does all the static allocations and configurations at compile time and the guests are then responsible for transferring network packets by sharing and mapping pages into their corresponding address spaces. However, there was packet loss in case of PHIDIAS for packets larger than MTU due to IP reassembly time-out. When fragmentation occurs for packets in PHIDIAS setup, two additional memcpy copy operations were performed as compared to that in XEN as described previously in sections 6.2.4 and 6.2.5. Also since XEN ZONE pages were mapped uncached in guests address spaces in PHIDIAS setup 5.2.1, performing memcpy on these uncached pages added more time in processing of packets which resulted in IP reassembly timeout for fragmented packets. Figure 7.2 shows the packets loss comparison between XEN and PHIDIAS setup.




Figure 7.1: Comparison between round trip latencies of ping packets on PHIDIAS and Xen

7.2 Network Throughput Test

Iperf is the most commonly tool used for measuring throughput. Iperf is based on a client and server model, and can measure the throughput between the two ends in one or both directions using data streams [59].




Figure 7.2: Comparison between loss of ping packets on PHIDIAS and Xen

For conducting tests, iperf version 2.0.10 (11 Aug 2017) for pthreads [60] was used. The tool was cross-compiled for ARM architecture and run in Dom0 and DomU linux guests. Two types were tests were conducted reversing the roles of client and server between Dom0 and DomU guests. Each test was conducted five times in a specific context and then average was calculated for final reading. Default TCP window size of 85.3 KBytes was used for all tests and each test lasted for the default 10.0 sec interval duration.

7.2.1 Network Throughput Test results on Xen

Table 7.3 shows the results of two types of iperf tests performed between Dom0 and DomU through virtual network devices on Xen. For the first test, iperf client was run in Dom0 sending data to the iperf server in DomU and for the second test, roles were reversed.

Table 7.3: Iperf test results on Xen

Iperf Client	Iperf Server	TCP window size on server and client	Interval duration	Transfer Bytes	Bandwidth
Dom0	DomU	85.3 KBytes (default)	10.0 sec	1.582 Gbytes	1.358 Gbits/sec
DomU	Dom0	85.3 KBytes (default)	10.0 sec	1.502 Gbytes	1.29 Gbits/sec

7.2.2 Network Throughput Test results on PHIDIAS

Table 7.4 shows the results of two types of iperf tests on PHIDIAS with first test making Dom0 as an iperf client and DomU as server and the second test with reversed roles for guests.

Table 7.4: Iperf test results on PHIDIAS

Iperf Client	Iperf Server	TCP window size on server and client	Interval duration	Transfer Bytes	Bandwidth
Dom0	DomU	85.3 KBytes (default)	10.8 sec	429.6 Kbytes	328.6 Kbits/s
DomU	Dom0	85.3 KBytes (default)	10.0 sec	815.144 Kbytes	602.8 Kbits/s

7.2.3 Analysis of Network Throughput Test results on PHIDIAS

Figure 7.3 shows the comparison between throughput measurements on XEN and PHIDIAS for both test scenarios.




Figure 7.3: Comparison between bandwidth measurements of Iperf on PHIDIAS and Xen

Figure 7.4 shows the comparison between data transferred on XEN and PHIDIAS for the iperf tests on XEN and PHIDIAS.




Figure 7.4: Comparison between amount of data transferred for iperf tests on PHIDIAS and Xen

Figures 7.3 and 7.4 clearly shows a large difference in throughput measurements between XEN and PHIDIAS. Main reasons for this is same as described in section 7.1.3. Iperf transfers the data depending upon the TCP window size set on both sides which is 85.3 KBytes by default. If the amount of data sent is larger than MTU, fragmentation occurs. From the results, it is obvious that large amount of fragmentation has happened which had caused IP reassembly timeout due to larger time spent in memcpy operations on PHIDIAS.

7 Testing and Evaluation

8 Conclusion and Future Work

8.1 Conclusion

This thesis explains the necessary background details required for porting Xen I/O virtualization architecture onto PHIDIAS. Modifications for porting dynamic components of Xen split driver model to a statically configured hypervisor are discussed. This includes required changes for all paravirtualized I/O drivers of Xen in general and for virtual network devices in particular. Tests network performance comparison on Xen and PHIDIAS have shown that ported virtual network drivers on PHIDIAS outperform Xen for packets of sizes smaller than default Ethernet MTU size. Performance degradation happens only for fragmented packets which occurs due to overhead of two additional memory copy operations on statically shared un-cached memory pages between guests on PHIDIAS. In the current implementation strategy of porting, a simpler approach has been adopted with less changes overall but it has caused lower performance for fragmented network packets.

This work has contributed to the extension of PHIDIAS functionality regarding support of I/O virtualization. Keeping changes in both Xen paravirtualized I/O drivers and PHIDIAS hypervisor to a minimum has served two purposes. First, it has proved the flexibility of PHIDIAS static design and kept its integrity proof by symbolic execution valid. Second, it has enabled to reuse the maintenance support of Xen community.

8.2 Future work

There are still several enhancements that could be performed to expand the feature set of PHIDIAS. It includes passing-through of physical network devices (WLAN and USB-Ethernet) on HiKey ARMv8 target to domain0 in order to talk to outside world and porting Xen I/O drivers for x86 target to PHIDIAS.

The main goal of this thesis is to provide a proof-of-concept for working I/O split driver of Xen on PHIDIAS. It has achieved this purpose by running logical network devices on virtual machines on top of PHIDIAS. However, lower performance for fragmented packets was obtained for throughput tests. In order to improve performance, a different technique for accessing shared network packets from netfront by netback could be used. One possible approach would be to allocate pages in local address space of Dom0 guest, equal in number to the shared pages from netfront containing network data, and modify the corresponding page table entries in Dom0 to point to shared physical pages. Figure

8.1 shows the working of this technique. The reason of not implementing this approach in this thesis is that it requires implementation of new functions in linux kernel related to deleting the old mappings from page tables using kernel virtual addresses, modifying page table entries for old virtual addresses to point to new physical pages, updating page reference counts and links in kernel and freeing and un-mapping these pages correctly after using them. This approach would be faster than the current one because we will changing some integers inside kernel's page tables instead of copying entires pages.




Figure 8.1: Approach for remapping local virtual addresses by Netback to point to pages shared by Netfront on PHIDIAS

Deployment in high end embedded systems for comparing Xen and PHIDIAS Limitation of the study

List of Acronyms

I/O Input and Output

KVM Kernel-based Virtual Machine

OSes Operating Systems

PHIDIAS Provable Hypervisor with Integrated Deployment Information and Allocated Structures

PV Paravirtualization

HVM Hardware-assisted Virtualization

Dom0 Domain-0 Dom U Domain-U

ELVIS Efficient and scaLable paraVirtual I/O System

CDNA Concurrent Direct Network Access SR-IOV Single Root I/O Virtualization CTSS Compatible Time Sharing System

Project MAC Multiple Access Computer, Machine Aided Cognitions

HVAC Heating, ventilation, and Air Conditioning

VMM Virtual Machine Monitor

RHEV Red Hat Enterprise Virtualization IBM International Business Machines EC2 Amazon's Elastic Compute Cloud

OS Operating System

RTOS Real Time Operating System

ARM Acorn RISC Machine or Advanced RISC Machine

RISC Reduced Instruction Set Computing

MMU Memory Management Unit TLB Translation Lookaside Buffer

KB Kilo Bytes

IPA intermediate physical address

GT Generic Timer

GIC Generic Interrupt Controller

SMMU System Memory Management Unit

VM Virtual Machine

VTLB Virtual Translation Lookaside Buffer

Schism Static Configurator for Hypervisor-Integrated Scenario Metadata

QEMU Quick EMUlator PVHVM PV-on-HVM drivers

PVH PV with Hardware virtualization

XenGT intel Graphic card IRQ Interrupt ReQuest

List of Acronyms

IPI Inter-Processor Interrupt
ABI Application Binary Interface

Bibliography

- [1] http://infocenter.arm.com/help/index.jsp?topic=%2Fcom.arm.doc.dui0379c%2FCHDEDCCD.html.
- [2] http://infocenter.arm.com/help/index.jsp?topic=%2Fcom.arm.doc.den0024a%2FCDDEIJCH.html.
- [3] http://infocenter.arm.com/help/index.jsp?topic=%2Fcom.arm.doc.den0024a%2Fch12s04.html.
- [4] J. Nordholz, "Design and provability of a statically configurable hypervisor," Jun 2017. https://depositonce.tu-berlin.de/handle/11303/6388.
- [5] "Xen," Oct 2017. https://en.wikipedia.org/wiki/Xen.
- [6] "Xen arm with virtualization extensions whitepaper." https://wiki.xen.org/wiki/Xen_ARM_with_Virtualization_Extensions_whitepaper.
- [7] T. L. F. Follow, "Linaro connect: Introduction to xen on arm," Mar 2013. https://www.slideshare.net/xen_com_mgr/linaro-connect-xen-on-arm-update?qid=d094f87d-20d7-4577-a884-7d749bf666d1&v=&b=&from_search=10.
- [8] D. Chisnall, Definitive guide to the xen hypervisor. Prentice Hall, 2013.
- [9] T. L. F. Seguir, "Xpds13: "unlimited" event channels david vrabel, citrix." https://pt.slideshare.net/xen_com_mgr/unlimited-eventchannels.
- [10] Y. C. Cho and J. W. Jeon, "Sharing data between processes running on different domains in para-virtualized xen," in *Control, Automation and Systems*, 2007. ICCAS'07. International Conference on, pp. 1255–1260, IEEE, 2007.
- [11] I. Spiceworks, "Server virtualization and os trends." https://community.spiceworks.com/networking/articles/2462-server-virtualization-and-os-trends.
- [12] "Virtio," Oct 2013. https://wiki.libvirt.org/page/Virtio.
- [13] A. Gordon, N. Harel, A. Landau, M. Ben-Yehuda, and A. Traeger, "Towards exitless and efficient paravirtual i/o," *Proceedings of the 5th Annual International Systems and Storage Conference on SYSTOR 12*, 2012.

- [14] N. Har'El, A. Gordon, A. Landau, M. Ben-Yehuda, A. Traeger, and R. Ladelsky, "Efficient and scalable paravirtual i/o system.," in *USENIX Annual Technical Conference*, vol. 26, pp. 231–242, 2013.
- [15] J. Shafer, D. Carr, A. Menon, S. Rixner, A. L. Cox, W. Zwaenepoel, and P. Willmann, "Concurrent direct network access for virtual machine monitors," 2007 IEEE 13th International Symposium on High Performance Computer Architecture, 2007.
- [16] T. Shinagawa, E. Kawai, K. Kono, S. Chiba, Y. Shinjo, K. Kato, H. Eiraku, K. Tanimoto, K. Omote, S. Hasegawa, and et al., "Bitvisor," Proceedings of the 2009 ACM SIGPLAN/SIGOPS international conference on Virtual execution environments VEE 09, 2009.
- [17] H. Raj and K. Schwan, "High performance and scalable i/o virtualization via self-virtualized devices," in *Proceedings of the 16th international symposium on High performance distributed computing*, pp. 179–188, ACM, 2007.
- [18] C. Clark, K. Fraser, S. Hand, J. G. Hansen, E. Jul, C. Limpach, I. Pratt, and A. Warfield, "Live migration of virtual machines," in *Proceedings of the 2nd Conference on Symposium on Networked Systems Design & Implementation-Volume 2*, pp. 273–286, USENIX Association, 2005.
- [19] B. D. Payne and W. Lee, "Secure and flexible monitoring of virtual machines," Twenty-Third Annual Computer Security Applications Conference (ACSAC 2007), 2007.
- [20] "an introduction to virtualization." ttp://www.kernelthread.com/publications/virtualization/.
- [21] "Reasons to use virtualization." https://docs.oracle.com/cd/E26996_01/E18549/html/BHCJAIHJ.html.
- [22] "Understanding full virtualization, paravirtualization, and hardware assist," Jun 2017. https://www.vmware.com/techpapers/2007/understanding-full-virtualization-paravirtualizat-1008.html.
- [23] H. Lee, "Virtualization basics: Understanding techniques and fundamentals,"
- [24] G. J. Popek and R. P. Goldberg, "Formal requirements for virtualizable third generation architectures," *Proceedings of the fourth symposium on Operating system principles SOSP 73*, 1973.
- [25] "What's the difference between type 1 and type 2 hypervisors?."
- [26] "Top 10 virtualization technology companies for 2016." http://www.serverwatch.com/server-trends/slideshows/top-10-virtualization-technology-companies-for-2016.html.

- [27] A. J. Younge, R. Henschel, J. T. Brown, G. Von Laszewski, J. Qiu, and G. C. Fox, "Analysis of virtualization technologies for high performance computing environments," in *Cloud Computing (CLOUD)*, 2011 IEEE International Conference on, pp. 9–16, IEEE, 2011.
- [28] P. Koopman, "Design constraints on embedded real time control systems," 1990.
- [29] S. Heath, Embedded systems design. Newnes, 2005.
- [30] A. Aguiar and F. Hessel, "Embedded systems virtualization: The next challenge?," Proceedings of 2010 21st IEEE International Symposium on Rapid System Protyping, 2010.
- [31] "Virtualization for embedded systems," Apr 2011.
- [32] "Arm architecture," Sep 2017. https://en.wikipedia.org/wiki/ARM_architecture.
- [33] ARM, "Architecture arm developer." https://developer.arm.com/products/architecture.
- [34] "arm architecture reference manual armv8 for armv8-a architecture profile beta," Sep 2013. https://yurichev.com/mirrors/ARMv8-A_Architecture_Reference_Manual_(Issue_A.a).pdf.
- [35] "Changing between aarch64 and aarch32 states." http://infocenter.arm.com/help/index.jsp?topic=%2Fcom.arm.doc.dui0801a%2FBABBDFIH.html.
- [36] "Arm cortex-a53 mpcore processor revision: r0p4," Feb 2013. http://infocenter.arm.com/help/topic/com.arm.doc.ddi0500g/DDI0500G_cortex_a53_trm.pdf.
- [37] R. Mijat and A. Nightingale, "Virtualization is coming to a platform near you." https://www.arm.com/files/pdf/System-MMU-Whitepaper-v8.0.pdf.
- [38] C. Dall, S.-W. Li, J. T. Lim, J. Nieh, and G. Koloventzos, "Arm virtualization," ACM SIGARCH Computer Architecture News, vol. 44, no. 3, p. 304316, 2016. http://www.cs.columbia.edu/~cdall/pubs/isca2016-dall.pdf.
- [39] "Opensynergy." http://www.opensynergy.com/produkte/cogos/.
- [40] "Xen project software overview." https://wiki.xenproject.org/wiki/Xen_Project_Software_Overview.
- [41] S. J. Vaughan-Nichols, "Xen becomes a linux foundation project," Dec 2015. http://www.zdnet.com/article/xen-becomes-a-linux-foundation-project/.
- [42] X. Wang, Y. Sun, Y. Luo, Z. Wang, Y. Li, B. Zhang, H. Chen, and X. Li, "Dynamic memory paravirtualization transparent to guest os," *Science China Information Sciences*, vol. 53, no. 1, pp. 77–88, 2010.

Bibliography

- [43] "Xen project release features," Aug 2017. https://wiki.xenproject.org/wiki/ Xen_Project_Release_Features.
- [44] "Event channel internals," Sept 2014. https://wiki.xen.org/wiki/Event_Channel_Internals.
- [45] "Xl," Nov 2016. https://wiki.xenproject.org/wiki/XL.
- [46] "Xenstore," Feb 2015. https://wiki.xen.org/wiki/XenStore.
- [47] "Xenstore reference," Feb 2015. https://wiki.xen.org/wiki/XenStore_Reference.
- [48] "Xenbus," june 2014. https://wiki.xen.org/wiki/XenBus.
- [49] "Hikey (lemaker version) general specification quick start wiki faq resources." http://www.lemaker.org/product-hikey-specification.html.
- [50] 96boards, "96boards/linux," Jan 2016. https://github.com/96boards/linux/tree/android-hikey-linaro-4.1.
- [51] https://www.kernel.org/pub/linux/kernel/v4.x/testing/.
- [52] http://xenbits.xen.org/gitweb/?p=xen.git;a=commit;h= 2831f2099b6175384817d7afd952f7918998b39a.
- [53] Michal Simek, "The official linux kernel from xilinx merge tag 'v4.9' into master." https://github.com/Xilinx/linux-xlnx/blob/master/arch/arm/kernel/smp.c.
- [54] "Network configuration examples (xen 4.1+)," Aug 2016. https://wiki.xenproject.org/wiki/Network_Configuration_Examples_(Xen_4.1%2B).
- [55] "Xen arm with virtualization extensions/crosscompiling," April 2017. https://wiki.xenproject.org/wiki/Xen_ARM_with_Virtualization_ Extensions/CrossCompiling.
- [56] "Chapter 6 physical page allocation." https://www.kernel.org/doc/gorman/html/understand/understand009.html.
- [57] S. Sargunam. https://builds.96boards.org/releases/hikey/linaro/debian/latest/initrd.img-3.18.0-linaro-hikey.
- [58] "Ip fragmentation," June 2017. https://en.wikipedia.org/wiki/IP_fragmentation.
- [59] "Iperf," Aug 2017. https://en.wikipedia.org/wiki/Iperf.
- [60] rjmcmahon, "iperf2." https://sourceforge.net/projects/iperf2/files/.

Annex

```
<?xml version="1.0" encoding="UTF-8"?>
<widget>
 <debug>off</debug>
 <window name="myWindow" title="Hello Widget" visible="true">
  <height>120</height>
  <width>320</width>
  <image src="Resources/orangebg.png">
  <name>orangebg</name>
  <hOffset>0</hOffset>
  <vOffset>0</vOffset>
 </image>
  <text>
   <name>myText</name>
   <data>Hello Widget</data>
   <color>#000000</color>
   <size>20</size>
   <vOffset>50</vOffset>
   <hOffset>120</hOffset>
  </text>
</window>
</widget>
```

Listing 1: Sourcecode Listing

Annex

```
INVITE sip:bob@network.org SIP/2.0
Via: SIP/2.0/UDP 100.101.102.103:5060; branch=z9hG4bKmp17a
Max—Forwards: 70
To: Bob <sip:bob@network.org>
From: Alice <sip:alice@ims-network.org>;tag=42
Call-ID: 10@100.101.102.103
CSeq: 1 INVITE
Subject: How are you?
Contact: <sip:xyz@network.org>
Content-Type: application/sdp
Content-Length: 159
v=0
o=alice 2890844526 2890844526 IN IP4 100.101.102.103
s=Phone Call
t = 0 0
c=IN IP4 100.101.102.103
m=audio 49170 RTP/AVP 0
a=rtpmap:0 PCMU/8000
SIP/2.0 200 OK
Via: SIP/2.0/UDP proxy.network.org:5060;branch=z9hG4bK83842.1
;received=100.101.102.105
Via: SIP/2.0/UDP 100.101.102.103:5060;branch=z9hG4bKmp17a
To: Bob <sip:bob@network.org>;tag=314159
From: Alice <sip:alice@network.org>;tag=42
Call-ID: 10@100.101.102.103
CSeq: 1 INVITE
Contact: <sip:foo@network.org>
Content-Type: application/sdp
Content-Length: 159
v=0
o=bob 2890844526 2890844526 IN IP4 200.201.202.203
s=Phone Call
c=IN IP4 200.201.202.203
t = 0 0
m=audio 49172 RTP/AVP 0
a=rtpmap:0 PCMU/8000
```

Listing 2: SIP request and response packet[?]