Student ID: R12K41003

Student Name: 張柏彥

Computer-Aided VLSI System Design

Homework 5 Report

APR Results

Design Stage	Description	Value
	Number of DRC violations (ex: 0)	0
	(Verify -> Verify Geometry)	
P&R	Number of LVS violations (ex: 0)	0
	(Verify -> Verify Connectivity)	
	Die Area (um²)	489062.43
	Core Area (um²)	290445.51
Post-layout	Clock Period for Post-layout Simulation (ex. 10ns)	5.2ns
Simulation		
Follow your design in HW3?		From TA
(If not, specify student ID of the designer or 'from TA')		

Snapshots

CCOpt Clock Tree Debugger result:



DRC and LVS checking:

```
innovus 15> verify_drc
 *** Starting Verify DRC (MEM: 1800.4) ***
      VERIFY DRC ..... Starting Verification VERIFY DRC ..... Initializing
     VERIFY DRC
VERIFY DRC
VERIFY DRC
VERIFY DRC
                                                                    Deleting Existing Violations
Creating Sub-Areas
                                         .... Creating Sub-Areas
.... Using new threading
.... Sub-Area: {0.000 0.000 176.800 176.800} 1 of 16
... Sub-Area: 1 complete 0 Viols.
... Sub-Area: {176.800 0.000 353.600 176.800} 2 of 16
... Sub-Area: {2 complete 0 Viols.
... Sub-Area: {353.600 0.000 530.400 176.800} 3 of 16
... Sub-Area: {353.600 0.000 699.200 176.800} 4 of 16
... Sub-Area: {530.400 0.000 699.200 176.800} 4 of 16
... Sub-Area: 4 complete 0 Viols.
... Sub-Area: {0.000 176.800 176.800 353.600} 5 of 16
... Sub-Area: 5 complete 0 Viols.
... Sub-Area: {176.800 176.800 353.600 353.600} 6 of 16
... Sub-Area: {353.600 176.800 530.400 353.600} 7 of 16
... Sub-Area: {353.600 176.800 530.400 353.600} 7 of 16
... Sub-Area: {530.400 176.800 699.200 353.600} 8 of 16
... Sub-Area: {500.400 176.800 699.200 353.600} 8 of 16
... Sub-Area: {8 complete 0 Viols.
... Sub-Area: {9 complete 0 Viols.
... Sub-Area: {9 complete 0 Viols.
      VERIFY DRC
      VERIFY DRC
      VERIFY DRC
      VERIFY DRC
       VERIFY DRC
       VERIFY DRC
      VERIFY DRC
      VERIFY DRC
      VERIFY DRC
      VERIFY DRC
      VERIFY DRC
      VERIFY DRC
      VERIFY DRC
      VERIFY DRC
       VERIFY DRC
                                                                  Sub-Area: {0.000 353.600 176.800 530.400} 9 of 16

Sub-Area: {0.000 353.600 176.800 530.400} 9 of 16

Sub-Area: {176.800 353.600 353.600 530.400} 10 of 16

Sub-Area: {10 complete 0 Viols.

Sub-Area: {353.600 353.600 530.400 530.400} 11 of 16

Sub-Area: {11 complete 0 Viols.

Sub-Area: {530.400 353.600 699.200 530.400} 12 of 16

Sub-Area: {20 complete 0 Viols.

Sub-Area: {10.000 530.400 176.800 699.460} 13 of 16

Sub-Area: {13 complete 0 Viols.

Sub-Area: {176.800 530.400 353.600 699.460} 14 of 16

Sub-Area: {353.600 530.400 353.600 699.460} 15 of 16

Sub-Area: {353.600 530.400 530.400 699.460} 15 of 16

Sub-Area: {530.400 530.400 699.200 699.460} 16 of 16

Sub-Area: {530.400 530.400 699.200 699.460} 16 of 16

Sub-Area: {530.400 530.400 699.200 699.460} 16 of 16
       VERIFY DRC
      VERTEY DRC
       VERIFY DRC
       VERIFY DRC
      VERIFY DRC
      VERIFY DRC
      VERIFY DRC
       VERIFY DRC
     Verification Complete : 0 Viols.
   *** End Verify DRC (CPU: 0:00:04.0 ELAPSED TIME: 4.00 MEM: 1.7M) ***
innovus 16>
```

```
******* Start: VERIFY CONNECTIVITY *******

Start Time: Sat Dec 2 20:14:18 2023

Design Name: core
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (699.2000, 699.4600)

Error Limit = 1000; Warning Limit = 50
Check all nets

***** 20:14:18 **** Processed 5000 nets.

Begin Summary
Found no problems or warnings.
End Summary


End Time: Sat Dec 2 20:14:19 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********

Verification Complete: 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.9 MEM: 0.555M)

innovus 16>
```

Timing report(setup & hold):



```
timeDesign Summary
Hold views included:
  av_func_mode_max
           Hold mode
                                                                reg2reg |
                                                                                    in2reg
                                                                                                      reg2out |
                                                                                                                            in2out
                                                                                                                                               default I
          WNS (ns):|
TNS (ns):|
Violating Paths:|
All Paths:|
                                                                                     2.499
0.000
0
                                                                                                                               N/A
N/A
N/A
N/A
                                               0.713
0.000
                                                                   0.000
                                                                                                          0.000
                                                                                                                                                 0.000
                                                  Θ
                                                                                                                                                     Θ
Θ
                                                                                                             0
                                                                     319
Density: 37.250%
(100.000% with Fillers)
Reported timing to dir timingReports
Total CPU time: 10.39 sec
Total Real time: 11.0 sec
Total Memory Usage: 1755.121094 Mbytes
Reset AAE Options
innovus 16>
```

Critical path:

```
End detay catcutation. (MEM=1795.55 CPU=0:00:00.1 REAL=0:00:00.0)

End delay calculation (fullDC). (MEM=1795.55 CPU=0:00:00.2 REAL=0:00:00.0)

Path 1: MET Setup Check with Pin psum_r_reg_13_/CK

Endpoint: psum_r_reg_13_/D (^) checked with leading edge of 'i_clk'

Beginpoint: mem/Q[3] (v) triggered by leading edge of 'i_clk'

Path Groups: {reg2reg}

Analysis View: av_func_mode_max

Other End Arrival Time 0.303

- Setup 0.207
    Setup
Phase Shift
                                                                   0.207
5.000
     CPPR Adjustment
                                                                    0.000
Cell
                     Instance
                                                               Arc
                                                                                                                      Delay | Arrival
                                                                                                                                                            Required
                                                                                                                                         Time
                                                                                                                                                                 Time
                                                  CLK ^ -> Q[3] V
A V -> Y ^
A ^ -> Y V
B V -> Y ^
B0 ^ -> Y ^
               mem
                                                                                                                                           0.002
                                                                                                                                                                   0.425
                                                                                         sram_4096x8
NAND2X4
                                                                                                                      2.696
0.166
0.160
                                                                                                                                           2.699
2.865
3.025
                                                                                                                                                                   3.121
3.287
               mem
U4247
                                                                                                                                                                   3.447
3.583
3.762
3.831
               U3551
                                                                                         INVX6
                                                                                                                     0.135
0.179
0.069
               U3311
U4295
                                                                                        NAND2BX1
0A21X2
NAND2X1
                                                                                                                                            3.160
                                                                                                                                           3.340
3.408
               U1574
                                                  A1N V -> Y V
A V -> Y V
A1 V -> Y V
A V -> Y V
A O -> Y V
                                                                                                                      0.257
                                                                                                                                                                   4.088
4.247
4.448
               U3789
                                                                                         A0I2BB1X1
                                                                                                                                            3.665
                                                                                        0R2X4
0A21X4
                                                                                                                                           3.825
4.026
               U2993
               U4672
                                                                                                                      0.201
                                                                                                                                           4.107
4.197
4.392
4.497
               U1742
                                                                                         NAND4X2
                                                                                                                      0.081
                                                                                                                                                                   4.529
                                                                                                                      0.090
0.194
0.105
                                                                                                                                                                   4.620
4.814
4.919
               U1739
                                                                                         INVX1
                                                  A v -> Y v
A v -> Y ^
B1 ^ -> Y ^
                                                                                         OR2X2
NAND3X1
               U3057
               U3525
               U4298
                                                                                         0A22X4
                                                                                                                                            4.673
                                                                                                                                                                   5.096
               psum_r_reg_13_
                                                                                        DEFRX1
                                                                                                                       0.000
                                                                                                                                           4.673
                                                                                                                                                                   5.096
 innovus 17>
```

GDS stream out:

```
Custom Box 0

Trim Metal 0

Merging with GDS libraries
Scanning GDS file library/gds/tsmc13gfsg_fram.gds to register cell name .....
Scanning GDS file library/gds/sram 4096x8.gds to register cell name .....

Merging GDS file library/gds/tsmc13gfsg_fram.gds .....

******* Merge file: library/gds/tsmc13gfsg_fram.gds has version number: 5.

******* Merge file: library/gds/tsmc13gfsg_fram.gds has units: 1000 per micron.

******* unit scaling factor = 1 *******

Merging GDS file library/gds/sram_4096x8.gds .....

******* Merge file: library/gds/sram_4096x8.gds has version number: 5.

******* Merge file: library/gds/sram_4096x8.gds has units: 1000 per micron.


******* unit scaling factor = 1 ******

######Streamout is finished!

innovus 18>
```

Final area report:

Final layout:



Floorplanning strategy:

把 SRAM 擺在角落,或是擺放在 core 的四周,利於這些大型 Macro 的供電。