



Computer Architecture

Final project: CPU

TA 廖淇安 caliao@eecs.ee.ntu.edu.tw

TA 潘奕亘 r11943043@ntu.edu.tw

TA 曾維雋 r11943012@ntu.edu.tw

Due 23:59, 2023/6/12(Mon.)



Outline

- ◆ Announcement & Data Preparation
- ◆ Goal & Specifications
- ◆ Test Pattern
- ◆ Simulation
- ◆ Synthesizable Coding Style Check
- ◆ Report
- ◆ Submission
- ◆ Grading Policy
- ◆ Appendix



Outline

- ◆ Announcement & Data Preparation
- ◆ Goal & Specifications
- ◆ Test Pattern
- ◆ Simulation
- ◆ Synthesizable Coding Style Check
- ◆ Report
- ◆ Submission
- ◆ Grading Policy
- ◆ Appendix



Announcement

- ◆ 1 ~ 2 people / group
- ◆ Please find a representative to fill out the google form before 11:59, 5/15(Mon.)
 - ◆ <https://forms.gle/ZozCkSsY29cqLZZz8>
 - ◆ TA will help you find group members if you can not find any partner
 - ◆ Select 徵隊友 ” in the form
- ◆ The final member list will be announced before 23:59, 5/17 (Wed.)
 - ◆ Those who do not response will be regarded as one people in one group



Data Preparation

- ◆ Decompress CA_Final.zip
- ◆ Directory hierarchy:
 - ◆ 00_TB/
 - tb.v → testbench file
 - Memory.v → memory file
 - Pattern/ → test pattern directory
 - ◆ 01_RTL/
 - 00_license.f → EDA tool license source command
 - 01_run.f → vcs/ncverilog command
 - 99_clean_up.f → Command to clean temporary data
 - CHIP.v → Your design
 - ◆ 02_Assembly/ → Assembly files directory
 - ◆ 03_Python/ → Pattern generator files directory



Outline

- ◆ Announcement & Data Preparation
- ◆ Goal & Specifications
- ◆ Test Pattern
- ◆ Simulation
- ◆ Synthesizable Coding Style Check
- ◆ Report
- ◆ Submission
- ◆ Grading Policy
- ◆ Appendix



Goal

- ◆ Implement a CPU
- ◆ Add multiplication/division unit (mulDiv) to CPU (HW2)
- ◆ Handle multi-cycle operations
- ◆ Get more familiar with assembly and Verilog

- ◆ BONUS:
 - ◆ Implement L1 cache
 - ◆ What benefit cache brings from




Supporting Instructions

- ◆ Your design must at least support
 - ◆ auipc, jal, jalr
 - ◆ add, sub, and, xor
 - ◆ addi, slli, slti, srai
 - ◆ lw, sw
 - ◆ mul (No div this time)
 - ◆ beq, bge, blt, bne

- ◆ See “Instruction_Set_Listings.pdf” for more information of machine code



Block Diagram





Specification – CHIP I/O

Signal Name	I/O	Width	Description
i_clk	I	1	Clock signal
i_rst_n	I	1	Active low asynchronous reset
i_IMEM_data	I	32	Instruction binary code
o_IMEM_addr	O	32	PC address
o_IMEM_cen	O	1	Set high to load instruction
i_DMEM_stall	I	1	Active high control signal that asks processor to wait
i_DMEM_rdata	I	32	Data read from data memory
o_DMEM_cen	O	1	Set high to enable memory functions
o_DMEM_wen	O	1	Set high for write, low for read
o_DMEM_addr	O	32	Data memory address
o_DMEM_wdata	O	32	Data for writing to data memory



Specification – CHIP I/O

- ◆ Do not modify the I/O interface!!
 - ◆ Only reg-wire declaration change is allowed

```
//----- DO NOT MODIFY THE I/O INTERFACE!! -----//  
module CHIP #(  
    parameter BIT_W = 32  
)(  
    // clock  
    input          i_clk,  
    input          i_rst_n,  
    // instruction memory  
    input [BIT_W-1:0] i_IMEM_data,  
    output [BIT_W-1:0] o_IMEM_addr,  
    output          o_IMEM_cen,  
    // data memory  
    input          i_DMEM_stall,  
    input [BIT_W-1:0] i_DMEM_rdata,  
    output          o_DMEM_cen,  
    output          o_DMEM_wen,  
    output [BIT_W-1:0] o_DMEM_addr,  
    output [BIT_W-1:0] o_DMEM_wdata  
);  
//----- DO NOT MODIFY THE I/O INTERFACE!! -----//
```




Specification – Other Description

- ◆ All inputs are synchronized with the negative edge clock.
- ◆ All outputs should be synchronized at clock rising edge.
- ◆ You should reset all your outputs when i_rst_n is **low**. Active low asynchronous reset is used and only once.
- ◆ The runtime of the design should be within 10000 cycles
- ◆ Overflow will not happen this time
- ◆ **The operators “ * ” and “ / ” are forbidden except for index**



Review – Architecture

- ◆ Not complete (does not include jal, jalr, ...)





TODO

◆ Parameters declaration

- ◆ Instructions
- ◆ Opcode
- ◆ ...

```
// -----  
// Parameters  
// -----  
  
// TODO: any declaration
```

◆ Wires & Registers declaration

- ◆ PC
- ◆ ...

```
// -----  
// Wires and Registers  
// -----  
  
// TODO: any declaration  
|   reg [BIT_W-1:0] PC, next_PC;
```



TODO

◆ Continuous Assignment

- ◆ ...

◆ Submodules

- ◆ Register file
- ◆ ALU
- ◆ ...

```
// -----  
// Continuous Assignment  
// -----  
  
    // TODO: any wire assignment  
  
// -----  
// Submodules  
// -----  
  
    // TODO: Reg_file wire connection  
    Reg_file reg0(  
        .i_clk  (i_clk),  
        .i_rst_n(i_rst_n),  
        .wen    (),  
        .rs1    (),  
        .rs2    (),  
        .rd     (),  
        .wdata  (),  
        .rdata1 (),  
        .rdata2 ()  
    );
```



Register File

- ◆ Do not modify this part !!!
- ◆ Initial values
 - ◆ X0 stores constant 0
 - ◆ X2 stores stack pointer
 - ◆ X3 stores global pointer
 - ◆ Others are 0

```
module Reg_file(i_clk, i_rst_n, wen, rs1, rs2, rd, wdata, rdata1, rdata2);

    parameter BITS = 32;
    parameter word_depth = 32;
    parameter addr_width = 5; // 2^addr_width >= word_depth

    input i_clk, i_rst_n, wen; // wen: 0:read | 1:write
    input [BITS-1:0] wdata;
    input [addr_width-1:0] rs1, rs2, rd;

    output [BITS-1:0] rdata1, rdata2;

    reg [BITS-1:0] mem [0:word_depth-1];
    reg [BITS-1:0] mem_nxt [0:word_depth-1];

    integer i;

    assign rdata1 = mem[rs1];
    assign rdata2 = mem[rs2];

    always @(*) begin
        for (i=0; i<word_depth; i=i+1)
            mem_nxt[i] = (wen && (rd == i)) ? wdata : mem[i];
        end

    always @(posedge i_clk or negedge i_rst_n) begin
        if (!i_rst_n) begin
            mem[0] <= 0;
            for (i=1; i<word_depth; i=i+1) begin
                case(i)
                    32'd2: mem[i] <= 32'hbfffffff0;
                    32'd3: mem[i] <= 32'h10008000;
                    default: mem[i] <= 32'h0;
                endcase
            end
        end
        else begin
            mem[0] <= 0;
            for (i=1; i<word_depth; i=i+1)
                mem[i] <= mem_nxt[i];
            end
        end
    end
endmodule
```




TODO: Always blocks

- ◆ Combinational circuits
- ◆ Sequential circuits
- ◆ ...

```
// -----  
// Always Blocks  
// -----  
  
// Todo: any combinational/sequential circuit  
  
always @(posedge i_clk or negedge i_rst_n) begin  
    if (!i_rst_n) begin  
        PC <= 32'h00010000; // Do not modify this value!!!  
    end  
    else begin  
        PC <= next_PC;  
    end  
end  
endmodule
```



TODO: MUL



◆ Your HW2

```
module MULDIV_unit(  
    // TODO: port declaration  
);  
    // Todo: HW2  
endmodule
```




Supplement: Memory control signals

Function	cen	wen
Hold	0	X
Read	1	0
Write	1	1





Supplement: Instruction “auipc”




- ◆ Add upper immediate to PC, and store the result to rd
 - ◆ auipc rd, U-immediate

- ◆ Example: auipc x5, 1 (PC = 0x0001001c)
 - ◆ $0x0001001c + 0x00001000 = 0x0001101c$
 - ◆ Store 0x0001101c in x5



Supplement: Instruction “mul”




- ◆ Not included in RV32I
- ◆ Store the lower 32-b result ($rs1 \times rs2$) to rd
- ◆ Example: mul x10, x10, x6
 - ◆ $x10 = 0x00000001$, $x6 = 0x00000002$
 - ◆ $0x00000001 \times 0x00000002 = 0x00000002$
 - ◆ Store $0x00000002$ in x10
- ◆ **Your mulDiv can support this instruction!**



Supplement: Multi-Cycle Operation

- ◆ Once CPU decodes mul operation, issue valid to your mulDiv
- ◆ Once CPU receives ready, store the lower 32-b result to rd
- ◆ You might have to design FSM in your CPU





Outline

- ◆ Announcement & Data Preparation
- ◆ Goal & Specifications
- ◆ **Test Pattern**
- ◆ Simulation
- ◆ Synthesizable Coding Style Check
- ◆ Report
- ◆ Submission
- ◆ Grading Policy
- ◆ Appendix



Test Pattern I0: Leaf Example

- ◆ Modified from lecture slides
- ◆ The procedure loads a,b,c,d from 0x00010064 0x00010070, and stores the result to 0x00010074
- ◆ Simulation:

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\  
debug_access+all +v2k +notimingcheck +define+I0
```

```
def leaf(a,b,c,d):  
    f = (a+b) - (c+d)  
    return f
```

```
.data  
    a: .word 5  
    b: .word 6  
    c: .word 8  
    d: .word 0  
.text  
.globl __start
```

0x00010074	00	00	00	03
0x00010070	00	00	00	00
0x0001006c	00	00	00	08
0x00010068	00	00	00	06
0x00010064	00	00	00	05



Test Pattern I1: Fact

- ◆ Modified from lecture slides
- ◆ The procedure loads n from 0x0001006c, and stores the result to 0x00010070
- ◆ Simulation:

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\  
debug_access+all +v2k +notimingcheck +define+I1
```

```
def fact(n):  
    if n < 1:  
        return 1  
    else:  
        return n*fact(n-1)
```

```
.data  
n: .word 3
```

0x00010070	00	00	00	06
0x0001006c	00	00	00	03

data

▲

▼



Test Pattern I2: HW1

- ◆ Design your assembly first (hw1.s)

- ◆
$$T(n) = \begin{cases} 4T\left(\left\lfloor \frac{n}{2} \right\rfloor\right) + 2n + 7, & \text{if } n \geq 2 \\ 5, & n = 1 \end{cases}$$

- ◆ E.g., $T(10) = 591$, $T(30) = 2663$

- ◆ **Implement with recursive function only**

- ◆ The instructions should be generated by yourself to test this pattern, TA will run this part by TA's golden one.

```
FUNCTION:
    # Todo: Define your own function in HW1

# Do NOT modify this part!!!
__start:
    la    t0, n
    lw    x10, 0(t0)
    jal   x1, FUNCTION
    la    t0, n
    sw    x10, 4(t0)
    addi  a0, x0, 10
    ecall
```



Test Pattern I2: HW1

- ◆ Go to simulator
- ◆ Dump code → binary file

Bkpt	text address	Machine Code	used inst.	Source Code
<input type="checkbox"/>	0x00010000	0x00000317	auipc x6, 0	auipc x6, 0
<input type="checkbox"/>	0x00010004	0x00830067	jalr x0, x6, 8	jalr x0, x6, 8
<input type="checkbox"/>	0x00010008	0x00000297	auipc x5, 0	la t0, n
<input type="checkbox"/>	0x0001000c	0x02428293	addi x5, x5, 36	la t0, n
<input type="checkbox"/>	0x00010010	0x0002a503	lw x10, x5, 0	lw x10, 0(t0)
<input type="checkbox"/>	0x00010014	0xff5ff0ef	jal x1, -12	jal x1, FUNCTION
<input type="checkbox"/>	0x00010018	0x00000297	auipc x5, 0	la t0, n
<input type="checkbox"/>	0x0001001c	0x01428293	addi x5, x5, 20	la t0, n
<input type="checkbox"/>	0x00010020	0x00a2a223	sw x5, x10, 4	sw x10, 4(t0)
<input type="checkbox"/>	0x00010024	0x00a00513	addi x10, x0, 10	addi a0, x0, 10
<input type="checkbox"/>	0x00010028	0x00000073	ecall	ecall

1	0x00000317
2	0x00830067
3	0x00000297
4	0x02428293
5	0x0002a503
6	0xff5ff0ef
7	0x00000297
8	0x01428293
9	0x00a2a223
10	0x00a00513
11	0x00000073



Test Pattern I2: HW1

- ◆ Modify the code and save as:

`00_TB/Pattern/I2/mem_I.dat`

- ◆ Test pattern generation:

	Delete	
1	0x00000317	1 00000317
2	0x00830067	2 00830067
3	0x00000297	3 00000297
4	0x02428293	4 02428293
5	0x0002a503	5 0002a503
6	0xff5ff0ef	6 ff5ff0ef
7	0x00000297	7 00000297
8	0x01428293	8 01428293
9	0x00a2a223	9 00a2a223
10	0x00a00513	
11	0x00000073	

- ◆ Simulation

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\  
debug_access+all +v2k +notimingcheck +define+I2
```



Test Pattern I3: Sorting

- ◆ This procedure sorts N numbers and stores them in order back to memory
- ◆ The procedure loads N from 0x000100c0, and sorts numbers in memory banks start at 0x000100c4
- ◆ Simulation:

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\
debug_access+all +v2k +notimingcheck +define+I3
```

```
def sort(v, n):
    for i in range(n):
        for j in range(i-1,-1,-1):
            if v[j] > v[j+1]:
                v[j], v[j+1] = v[j+1], v[j]
    return v
```

```
.data
n: .word 5
a: .word 3
b: .word 1
c: .word 5
d: .word 2
e: .word 4
```

0x000100d4	00	00	00	04
0x000100d0	00	00	00	02
0x000100cc	00	00	00	05
0x000100c8	00	00	00	01
0x000100c4	00	00	00	03
0x000100c0	00	00	00	05



0x000100d4	00	00	00	05
0x000100d0	00	00	00	04
0x000100cc	00	00	00	03
0x000100c8	00	00	00	02
0x000100c4	00	00	00	01
0x000100c0	00	00	00	05



Pattern Generation

- ◆ Three python codes provided:
 - ◆ l0_leaf_gen.py
 - ◆ l1_fact_gen.py
 - ◆ l2_hw1_gen.py
 - ◆ l3_sort_gen.py

- ◆ TA will change the variables in *_gen.py to generate new test patterns when testing your CPU design



Outline

- ◆ Announcement & Data Preparation
- ◆ Goal & Specifications
- ◆ Test Pattern
- ◆ **Simulation**
- ◆ Synthesizable Coding Style Check
- ◆ Report
- ◆ Submission
- ◆ Grading Policy
- ◆ Appendix



Simulation

- ◆ There are two files in folder named “code”
 - ◆ CHIP.v (your project)
 - ◆ tb.v (testbench)
 - ◆ memory.v (memory file)
- ◆ To run simulation, you should run source command in advance
 - ◆ `$ source 00_license.f` (use given file)



Simulation (cont.)

◆ Verilog simulation

- ◆ \$ source 01_run.f
- ◆ TA will run your code with following format of command in 01_run.f :

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\  
debug_access+all +v2k +notimingcheck +define+I0
```

```
vcs ../00_TB/tb.v CHIP.v -full64 -R -\  
debug_access+all +v2k +notimingcheck +define+I1
```

⋮

- ◆ The word in the block “I0” is the instruction set of test pattern, it can be modify from I0 to I3.
- ◆ Make sure to pass every given sets **without any error** messages.



Outline

- ◆ Announcement & Data Preparation
- ◆ Goal & Specifications
- ◆ Test Pattern
- ◆ Simulation
- ◆ Synthesizable Coding Style Check
- ◆ Report
- ◆ Submission
- ◆ Grading Policy
- ◆ Appendix



Synthesizable Coding Style Check

Register Name	Type	Width	Bus	MB	AR	AS	SR	SS	ST
alu_in_reg	Flip-flop	32	Y	N	Y	N	N	N	N
counter_reg	Flip-flop	5	Y	N	Y	N	N	N	N
shreg_reg	Flip-flop	64	Y	N	Y	N	N	N	N
state_reg	Flip-flop	2	Y	N	Y	N	N	N	N

- ◆ All sequential elements must be **flip-flops**
- ◆ **Make sure there is no latch and error in your design**
- ◆ Check by Design Compiler
- ◆ Command:
 - ◆ `$ dv -no_gui`
 - ◆ `design_vision> read_verilog CHIP.v`
- ◆ Exit:
 - ◆ `design_vision> exit`



Outline

- ◆ Announcement & Data Preparation
- ◆ Goal & Specifications
- ◆ Test Pattern
- ◆ Simulation
- ◆ Synthesizable Coding Style Check
- ◆ **Report**
- ◆ Submission
- ◆ Grading Policy
- ◆ Appendix



Report

- ◆ Record the execution cycle number of each instruction set

◆ Ex:

```
Success!  
The test result is .....PASS :)  
Total execution cycle : 131
```

Instruction Set	Execution cycle
I0	131
I1	...
I2	...
I3	...

- ◆ Snapshot the “Register table” in Design Compiler



Report

- ◆ Work description
 - ◆ Briefly describe your CPU architecture
 - ◆ Describe how you design the data path of instructions not referred in the lecture slides (jal, jalr, auipc, ...)
 - ◆ Describe how you handle multi-cycle instructions (mul)
 - ◆ Describe your observation
- ◆ [BONUS] Cache design
 - ◆ Briefly describe your cache architecture
 - ◆ Describe how your cache improves time performance
- ◆ List a work distribution table



Outline

- ◆ Announcement & Data Preparation
- ◆ Goal & Specifications
- ◆ Test Pattern
- ◆ Simulation
- ◆ Synthesizable Coding Style Check
- ◆ Report
- ◆ **Submission**
- ◆ Grading Policy
- ◆ Appendix



Submission

- ◆ **Deadline: 23:59, 2023/06/12(Mon.)**
 - ◆ Late submission: 25 % reduction per day
- ◆ Upload Final_group_<group_id>_vk.zip to NTUCOOL
 - ◆ (k is the number of version, $k = 1, 2, \dots$)
 - ◆ Final_group_<group_id>_vk.zip
 - Final_group_<group_id>/
 - CHIP.v
 - report.pdf
 - ◆ TA will only check the last version of your homework.



Outline

- ◆ Announcement & Data Preparation
- ◆ Goal & Specifications
- ◆ Test Pattern
- ◆ Simulation
- ◆ Synthesizable Coding Style Check
- ◆ Report
- ◆ Submission
- ◆ **Grading Policy**
- ◆ Appendix



Grading Policy

- ◆ Synthesizable design check before grading
 - ◆ **(70%)** Test pattern
 - ◆ Each instruction set: 15%
 - Default: 10%
 - Change test pattern: 5 %
 - ◆ Hidden pattern: 10%
 - ◆ **(10%)** Execution time performance
 - ◆ This would be graded after getting full credit from test pattern
 - ◆ **(20% + 5%)** Report
 - ◆ 20% CHIP, 5% cache
 - ◆ **(15% bonus)** cache implementation
 - ◆ Other rules:
 - ◆ Lose **5-point** for any wrong naming rule. Don't compress all homework folder.
- }

**Total 20%
bonus for cache**



Grading Policy - Performance

- ◆ Make sure your design can pass all the pattern
 - ◆ If you cannot get full credit of the part for test pattern (70%), then you get no credit in this part

- ◆ Execution time
 - ◆ Only test pattern I3 sorting is used for grading
 - ◆ Do your best to reduce execution time
 - Cache
 - FSM
 - Pipeline
 - ...



Cache Implementation & Memory Layout

APPENDIX




Memory Layout

- ◆ In Jupiter simulator
- ◆ Text
 - ◆ Program code
- ◆ Data
 - ◆ Variables, arrays, etc.
- ◆ Stack
 - ◆ Automatic storage

0xbfffffff0


0x00010000

0x00000000





Specification – Cache I/O



Signal Name	I/O	Width	Description
i_clk	I	1	Clock signal
i_rst_n	I	1	Active low asynchronous reset



Specification – Cache I/O

Signal Name	I/O	Width	Description
i_proc_cen	I	1	Active high enable signal for read and write
i_proc_wen	I	1	Active high enable signal for write
i_proc_addr	I	32	Data memory address
i_proc_wdata	I	32	Data bus for writing to memory
o_proc_rdata	O	32	Data that processor to access from cache
o_proc_stall	O	1	Active high control signal that asks processor to wait
o_mem_cen	O	1	Set high to enable memory functions
o_mem_wen	O	1	Set high for write, low for read
o_mem_addr	O	32	Data memory address
o_mem_wdata	O	32	Data bus for writing to memory
i_mem_rdata	I	32	Data that cache to access from memory
i_mem_stall	I	1	Active high control signal that asks cache to wait



Specification – Cache I/O

- ◆ Do not modify the I/O interface!!

```
module Cache#(  
    parameter BIT_W = 32,  
    parameter ADDR_W = 32  
)(  
    // clock & reset  
    input i_clk,  
    input i_rst_n,  
    // processor interface  
    input i_proc_cen,  
    input i_proc_wen,  
    input [ADDR_W-1:0] i_proc_addr,  
    input [BIT_W-1:0] i_proc_wdata,  
    output [BIT_W-1:0] o_proc_rdata,  
    output o_proc_stall,  
    // memory interface  
    output o_mem_cen,  
    output o_mem_wen,  
    output [ADDR_W-1:0] o_mem_addr,  
    output [BIT_W-1:0] o_mem_wdata,  
    input [BIT_W-1:0] i_mem_rdata,  
    input i_mem_stall  
);  
//----- DO NOT MODIFY THE I/O INTERFACE!! -----//
```







Default connection

- ◆ Connect the memory and processor directly
- ◆ Remember to annotate this part if you want to design it by yourself

```
//-----//  
//          default connection          //  
assign o_mem_cen = i_proc_cen;          //  
assign o_mem_wen = i_proc_wen;          //  
assign o_mem_addr = i_proc_addr;         //  
assign o_mem_wdata = i_proc_wdata;       //  
assign o_proc_rdata = i_mem_rdata;        //  
assign o_proc_stall = i_mem_stall;        //  
//-----//
```




Review – Implement Method






Review – Example Architecture





Example FSM

- ◆ You can design it by yourself





Stall

- ◆ When the cache needs to access data from the memory and then wait for several cycles, the `i_proc_stall` signal should be set high to stall the processor.
- ◆ A stall is necessary
 - ◆ **Read miss** in write back caches



Write through or write back

- ◆ Write through
 - ◆ Also update memory
 - ◆ Easy to implement
 - ◆ Longer write latency

- ◆ Write back
 - ◆ Keep tracking
 - ◆ More complex
 - ◆ More efficiently

- ◆ Write back policy
 - ◆ Least Recently Used (LRU)
 - ◆ Least Frequently Used (LFU)