

① Data Transfer / Copy Inst.


① MOV R_d, R_s

Length of Inst / No. of M/C / T-stakes
1 Bytes / 1 / 4

Move/Transfer/copy the content of source register to destination register.

← Register address mode.

eg. 2500H: MOV C, D




Name of m/c cycle → fetch.

② MOV R, M → 1 Byte, 2, 7

eg. 2900H: MOV D, M


Indirect address mode

Move the content of memory to register whose memory address is in HL pair.



⑥ MOV M, R — 1 Bytes, 2, 7 Indirect Addressing Mode


Move the content of Register to Memory.
eg. 3000H : MOV M, A



Fetch + Write
4 + 3 = 7 states

⑦ MVI R, 8 bit data — 2 B, 2, 7 (Immediate AN)
Move immediate 8 bit data to register

eg. 3200H : MVI D, 33H



1 byte \rightarrow PC will take care, then HL pair eg ②, ③
 2 byte \rightarrow PC will take care (4).

⑤ LXI R_p, 16 bit Value. — 3 Byte, 3 M/c, 10T.

Load immediate 16 bit value into Register pair.

LXI B, _____


LXI D, _____

LXI H, _____

LXI SP, _____

3600H:

eg \wedge LXI D, 9876H




M/c — F, R, R $\rightarrow 3$
 Tstates $4 + 3 + 3 = 10$ Tstates.

ALE	\overline{RD}	\overline{WR}
3	3	0

\rightarrow activated

⑥ LDA 16 bit address \rightarrow 3B, 4, 13
load accumulator with data present at
16 bit address

eg. 4000H: LDA 4400H



N/Z


After 4002, Address in W/Z pair will
loaded on address bus.

⑦ STA 16 bit Address \rightarrow 3B, 4, 13
(Direct addressing mode)

Store the content of accumulator at 16 bit
address.

eg. 4300H: STA 4700H

if A = 39
M/M.



8) ^{RP} LDA X Rp - 1 Byte, 2, 7 (Indirect AM)

Load Accumulator with the data whose address is present in register pair.


X in an instruction indicates that operation is performed on a register pair.

✓ LDA X B

✓ LDA X D

X LDA X H \Rightarrow MOV A, M _(HL)

eg. 4500H: LDA X B
up



F & R
4 3 \rightarrow 7 T states

9) STA X Rp - 1 Byte, 2, 7

Store the content of Accumulator ^{at} ~~by~~ the address present in Register pair

eg. ✓ STA X B

✓ STA X D


X STA X H

✓ MOV M, A

{ BC
 DE
 HL } → Memory

LDAX KP
 STAX RP
 MOV M, R
 MOV R, M

eg. 4800H : STAX D




Indirect addressing mode.

eg MVI M, 8 bit data → 2 Bytes, 3, 10.

More immediate 8 bit data to memory.

F, R, W.

eg 5000H MVI M, 89H.



F R W
 4 3 3

10T states

Stack operations

1) PUSH Rp 1B, 2, 12

Store or push the contents of Register pair on to stack memory

$SP \rightarrow SP - 2$

Stack Pointer is decremented by two or stack grows down.

PUSH B

PUSH D


PUSH H

PUSH PSW

PSW

A	F
---	---

eg: 5400H: PUSH B



F W W
6 3 3

12 T states.

To decrement the Stack pointer by 1 times we need 2 T states.


SP \rightarrow E000H

SP (BC) \rightarrow FF EE H

After PUSH B

SP \rightarrow = DFFE

Data @ Top of Stack = EE



$$\begin{array}{r} \text{FF10H} \\ \text{E000} \\ - 2 \\ \hline \text{DFFE} \end{array}$$

R 10

$$\begin{array}{r} 2 \\ \hline \text{F E} \end{array}$$

$$\begin{array}{r} \text{E000} \\ + \text{FE} \\ \hline \text{DFFE} \end{array}$$

$$\text{SP} \rightarrow \text{SP} - 2 = \text{DFFE} = \text{EE}$$

POP instruction

POP R_p \rightarrow 1 byte, 3 byte, 10

SP \rightarrow SP + 2


Read or access data present at top of the stack memory pointed by SP into register pair.

SP \rightarrow SP + 2

Stack pointer is incremented by two or stack grows up.

{ POP B
POP D
POP H
POP PSW

eg. 5600 : POP H




SP is at COIHH
Data DD.

F R R
4 3 3
10 T. states.

COOH COOH content does not change.

2



POP D

SP - ? QFOI

Ptr @ Top of stack. = 33
Data.



$$qf\infty - \text{sp. } [qf\infty + 1] = \text{qf}\infty \text{ 2a.}$$

IN 8 bit port Address $\rightarrow 0B, B, 10$

Read or access data from 8 bit port address into accumulator.

$2^8 - 256$, 8 bit $\rightarrow 256$ addresses

Port can get an input & output
 Input 00H to FFH
 Output 00H to FFH




Port indicates the connection of I/O device as I/O given 8 bit port address, there can be 256 input devices & 256 output devices


The processor identifies an I/O device in two types

- 1] I/O mapped I/O \rightarrow I/O has 8 bit port address
- 2] Memory mapped I/O \rightarrow I/O has 16 bit address (64KB) (2¹⁶ - 64KB)

Ex: IN 70H




But for I/O Data bus as only 8 bit data



Out 8 bit port address $\rightarrow 8B, 3, 10$

Transfer the content of accumulator to 8 bit port address

eg: 9400H Out 80H



F R ZOR
4 3 3 $\rightarrow 10T$ states.

Conventional

Q Draw the timing diagram for the above instruction (Out 80H). Considering an operating frequency of 5MHz.