

Interrupts It is an internal or external signal which may disturb or alter the sequence of execution of a process. Interrupts are classified as (1) Hardware & Software (2) Maskable & Non maskable (3) Vectored & Non vectored.

1) Hardware Interrupts There are 5 hardware interrupts TRAP to INTR (according to priority). They must be physically connected to a practical application.

Software Interrupts There are 8 software interrupts which can be used either as instruction or along with INTR (RST 0 - RST 7).

Maskable Interrupts Interrupts which can be ignored, neglected or avoided even they are triggered.

Non Maskable Interrupts Interrupts which cannot be ignored or avoided when they are triggered. TRAP is the only non-maskable interrupt in 8085. It must be connected to highly prioritized event in practical application. It is also known as NMI.

Vectored Interrupts Interrupts which have specific address location.

Non Vectored Interrupts Interrupts which do not have specific address location.

NOTE INTR is the only non vectored interrupt in 8085.

Interrupts

Maskable

Non Maskable

RST 7.5

RST 6.5

RST 5.5

TRAP
(NMI / RST 4.5)

INTR → Non
Vectored

~~simp~~ → (1 Question)

Priority	Interrupts	Types of Triggering	Address Location
1	TRAP (NMI / RST 4.5)	Level	0024H
2	RST 7.5	Edge	003CH
3	RST 6.5	Edge	0034H
4	RST 5.5	Edge	002CH
5	INTR	Level	0034H

I : R → Interrupt
Service
Routine

(Te
s)

TRAP


5.5

So, to
the f
cycles

① Level Triggering



② Edge




⇒ Every vectored interrupt in 8085 is allotted 8 bytes in the memory in order to store the relevant program that must be ~~not~~ executed in response to an interrupt which is known as interrupt service routine (ISR).

⇒ TR
such
trigg
pract
The s

⇒ Eve
in

If ISR is not sufficient in 8 bytes, an unconditional jump instruction can be included such that program may be continued.

26/10/13



If trap is only edge triggered, then if a series of noise will come then TRAP will be affected.

So, to avoid this, TRAP is edge & level triggered & the pulse should be high for at least 3 clock cycles to detect at TRAP.


⇒ TRAP is both edge and level triggered. It is edge triggered such that it may be responded quickly. It is level triggered in order to differentiate original signal from practical application & error signal due to noise. The signal on TRAP pin ^{should be high} for at least 3 clock periods in order to avoid error signal due to noise.

⇒ Every vectored interrupt in 8085 is given 8 bytes in the memory to store the corresponding

program that must be executed in response to an interrupt which is known as interrupt service routine.

- ⇒ If ISR is not sufficient 8 bytes an unconditional jump instruction can be included such that the program may be continued further.
- ⇒ When both hardware & software interrupts are to be used proper programming logic must be implemented to avoid errors.

RST0	→	0000H	-	0007H	<div style="border: 1px solid black; padding: 5px; display: inline-block;"> 64KB (Data, program, ISR) </div>
RST 0.5	→	0004H	-		
RST 1	→	0008H	-	000FH	
RST 1.5	→	000CH	-		
RST 2	→	0010H	-	0017H	
RST 2.5	→	0014H	-		
RST 3	→	0018H	-	001FH	
RST 3.5	→	001CH	-		
RST 4	→	0020H	-	0027H	<div style="border: 1px solid black; padding: 5px; display: inline-block;"> TRAP </div>
RST 4.5	→	0024H	-		
RST 5	→	0028H	-	002FH	
RST 5.5	→	002CH	-		
RST 6	→	0030H	-	0037H	<div style="border: 1px solid black; padding: 5px; display: inline-block;"> Hardware interrupts </div>
RST 6.5	→	0034H	-	003FH	
RST 7	→	0038H	-		
RST 7.5	→	003CH	-		



JMP 8000H
IB
8Byte.

TRAP/ RST4.5

(unconditional jump)

Hardware interrupts are not expected but software interrupt are expected.

Vector Address calculation for interrupts,

$RSTn \rightarrow 0 \text{ to } 7$

$$n \times 8 = (X)_{10} = (Y)_{16}$$

eg. $RST 6$

$$6 \times 8 = (48)_{10} = (0030H)_{16}$$


$RST 7.5$

$$\Rightarrow \frac{4}{4} 7.5 \times 8 = (60.0)_{10}$$

$$= (0088)_{16}$$

16 | 60 (2)
3 8

$INTR \rightarrow$ Hardware interrupt but we can use the Vector address of software interrupts from $RST0 - RST7$.



$INTR$ is non vectored interrupt because it goes to any vector address from $RST0 - RST7$ for which hardware logic is designed.

"Only for INTR, INTA is used"

- ⇒ In order to use INTR, the programmer must select ^{vector} addresses of one of the software interrupt to store ISR for the I/O device.
- ⇒ The external hardware logic can be designed to produce or generate the opcode of selected RSTn.
- ⇒ When a processor receives INTR, it responds with interrupt acknowledgement & wait for the response from I/O.
- ⇒ The external hardware logic provide the opcode which is accessed into instruction register, decoded & control of the program is transferred to vector address of RSTn, as there is no specific address for INTR, it is known as non vectored interrupt.

NOTE INTA is required only for INTR not for vectored interrupts.

Instructions Related to Interrupts

E-I → Enable interrupts
DI → Disable interrupts
SIM → Set interrupt Mask. } only for Maskable interrupts.

SIM is used to mask the interrupts or make them available.

RIM, Read interrupt Mask.

It is used to know the status of pending interrupt.

NOTE TRAP cannot be enabled or disabled.

Interrupts → objective/Conventional (both)

SIM & RIM are only valid for RST7.5, RST6.5, RST5.5

Programming Model

Describe the programming model for 8085. (16marks)

Write (PR, SPR, PC, IR, SP)

Program Set of instructions

Instruction is a command given to a computer to perform specific task.

→ Low level languages which are machine dependent

Machine Level Language: It is a binary medium of comm. with a computer through a designed set of instructions specific to a system.

Assembly Level Language: Instructions are written in separate words known as Mnemonics which are partially understood by the programmer.

MOV A, B
↓
Mnemonics

Add C. (Add the contents of C to accumulator)

Both assembly & machine level languages are together known as low level languages.

High Level Language: Instructions or statements are written in English like words. High level language is machine independent.

e.g., C, C++, JAVA



Compiler Software which converts high level language to machine level language where entire program is converted at a time.
eg. TURBO-C, ~~Excel~~-C, XLC, Java C.

Interpreter Software which converts high level language to machine level language line by line.
eg. BASIC

Assembler converts assembly level language to machine code.

eg. NASM \rightarrow Macro assembler.

Assemble Program



Basic steps required for the execution of instruction

- ① Opcode fetch
- ② Decode
- ③ Execute.

Explain the steps involved for execution for instruction

Q Describe the programming model of 8085

① CCR , ② SPR

→ (SP, IR, PC, FR)

Instruction Format

Opcode	Operands
--------	----------

Opcode : Operation code

It indicates the type of operation to be performed for an instruction.

Operands It is the data on which the operation is to be performed.

Operand can be Reg / Reg pair / 8 bit data or Address / 16 bit data / address.

① MOV B, C → 1 byte. → XX
 ↓ ↓
 opcode operands

② MVI A, 66H → YY, 66H.
 ↓
 More immediate.
 ↓
 opcode.

 ↓
 Operand

 ↓
 opcode.

YY ← opcode.
66H

③ LXI H, 3456H → ZZ, { 56H, 34H
 ↓ ↓
 opcode operands.
 ↓
 2 Bytes

length of instruction

No. of bytes an instruction occupies in the memory.

There are 3 types of instruction in 8085 classified according to length.

① 1 Byte / word Instruction
MOV B, C

② 2 Byte / word "
MVI F A, 66H

③ 3 Byte / word "
LXI H, 3456H.

e.g. ① RET. - 1 bytes

② OUT 60H - 2 Bytes

③ LDA 1234H → 3 bytes.

4000H	MOV B, C	}	Total program 6 Bytes
4001H	MVI F A, 66H.		
4002	(66H)		
4003H	LXI H, 3456H		
4004	(56 H.)		
4005	(34.)		

Memory Representation

M/M

4000H	XX	→ opcode.	→ fetch
4001H	YY		→ fetch
4002H	66	→ Read	
4003H	ZZ	→ fetch	
4004H	56	lower bit first	→ Read
4005H	34	Higher bit.	→ Read.


eg STA 2546H.
 F R R

eg. IN 20H by knowing length we get,
 F R ← min. operation.

Memory Rule In all memory related operation, the data present in lower byte of register is transferred to lower address location. Similarly, higher byte of register is transferred to higher address location or vice versa.

	Code	
B	000	BC → 00
C	001	DE → 01
D	010	HL → 10
E	011	SP → 11
H	100	
L	101	
A	011	
M/M Related	110	

① MOV Rd, Rs
 01 DDD SSS



MOV A, M

↓
Okode

01 111 110
7 E H.

eg. MOV A, A
MOV A, B
A, C

MOV B, A
B, B

62
+ 8

MOV M, N XX ← not exist.

ADD R
10 000 RRR.
Ex ADD E
↓
Assembler
10000 011
⑧ 3 H

MVI R / 8 bit data
LXI RP
ZY

Every register is given unique code. There are 74 different opcodes which result in 246 instructions in 8085.

Addressing Modes

These are various formats specifying the Operands or data or they indicate how data is accessed for an instruction.

There are 5 types of addressing modes:


- 1] Immediate addressing mode.
- 2] Direct addressing mode
- 3] Indirect Addressing mode
- 4] Register addressing mode
- 5] Implicit " "

Immediate addressing mode In this type, data is present in the instruction itself.

eg. MVI B, 77H

↓
Data

Direct Addressing Mode Address of the data is present in the instruction.




LDA 600H

Indirect Addressing mode. Address of the data is present as content of another register pair

LDA X D.

↑
operated on Register pair (DE)

LDA X D.



4) Register Addressing Mode ^{is} Data transfer b/w registers.

MOV A, D

5) Implicit Addressing mode NO operands or data is present in instruction but some kind of operation is performed by the instruction.

e.g. CMA :- complement Accumulator.
Operation may be performed in a single register.

Timing Diagram

Pictorial representation of execution of instruction.

It is the pictorial representation of execution of an instruction with the help of various control & status signals.

Instruction cycle \rightarrow Machine cycle \rightarrow 7 states.

{F, MR, MN, IOR, IOW}

7 states It is one subdivision of an operation performed in one clock period. Subdivision are internal states synchronized with system clock.

$$f_{CLK} = 3 \text{ MHz}, T = \frac{1}{f_{CLK}} = 33 \mu\text{sec.}$$

Machine cycle It is time required to access either memory or I/O. It is also equivalent to transfer a data byte to memory or I/O.

1 Machine cycle may contain 3-67-states.

Instruction cycle It is a time required to complete the execution of instruction.


1 Instruction cycle may contain 1-5 machine cycle.

The maximum no. of states possible for execution of an instruction is 18.

eg. (CALL 16 bit Address \rightarrow 3Bytes, 5M/c's cycle- 187 μ s)

$F \rightarrow 4/16$
 $MR \rightarrow$ }
 $MW \rightarrow$ } ③
 $I/O R \rightarrow$
 $I/O W \rightarrow$

000H
MOV C, 99H \rightarrow 2Bytes Immediate.




MOV A, B
Requires only
47 states

In 1st state A is read &
decontrolled & generated.

ALE-1 \rightarrow 16 lines \rightarrow address lines
 \rightarrow 0 \rightarrow A15-A8 \rightarrow AD7-AD0 \rightarrow Data,

Instruction Cycle



Objective question on Timing diagram.

Min T states = 3 H/c
 Max T states = 6 H/c
 2M/c.

- ⇒ The above timing diagram is drawn by considering the instruction MV C, 99H present at 7000H & operating frequency of 3MHz.
- ⇒ For any instruction to be executed, the first micro cycle is OPCODE fetch which may be of 4 or 6 T states.
- ⇒ T₁: ALE is high indicating all 16 lines acting as address lines
- ⇒ T₁: A₈ to A₁₅ contains higher byte of address AD₀ to AD₇ " " Lower byte " "

$\Rightarrow I/O/\bar{M} \rightarrow I/O/\bar{M} = 0$ indicating memory operation

$S_1 = S_0 = 1$ for fetch.

$\Rightarrow \overline{RD} = 1$ is inactive as there is no data bus available.

T2

\Rightarrow As ALE becomes low, A₀-A₇ will act as a data bus.

\Rightarrow When Read signal is activated, $\overline{RD} = 0$, opcode from memory location is accessed on to data bus.

T3

Opcode of data bus is accessed into Instruction Register.

T4

Opcode is decoded & execution may also be completed in some instructions like $MOV A, B$. But the instruction considered a memory read operation is required.

Memory Read, T5

\Rightarrow ALE is high to point next memory location.

T6, T7

T6 & T7 are similar to fetch except that $S_1 = 1, S_0 = 0$ for read operation.

Conclusion

- 1) Length of instruction = 2 Bytes
 - 2) No. of machine cycle = 2 Fetch, Read.
 - 3) T states = 7 $\rightarrow 4 + 3$
 - 4) Total execution time.
 \Rightarrow Clock period \times No. of T states \times Count value.
(no of times instruction is executed)
- $$\Rightarrow \frac{1}{f_{CK}} \times T \text{ states} \times C.V$$
- $$= \frac{1}{3 \times 10^6} \times 7 \times 1 = 2.3 \mu\text{s}$$

T state	Min	Max
Fetch	4	6
M/c	3	6
Instruction	4	18

Imp

MV 1 C 99H \rightarrow 28, 21

Note

The no. of m/c cycles required for execution of an instruction may or may not be equal to length of instruction.

\Rightarrow ALE is high in the ~~the~~ first ~~at~~ T state of a m/c cycle.

Instruction Set Classification

Inst

Instructions

Type of operation

- ① Data Transfer/Copy Inst
- ② Arithmetic Inst
- ③ Logical "
- ④ Branching "
- ⑤ Machine Control Inst.

Length of Instruction

- ① 1 Byte/Word Inst.
- ② 2 " "
- ③ 3 " "

- * IN 30H \rightarrow access data from input device whose address is 30H.
- * OUT 40H \rightarrow output the data from 40H of I/O to Acc.

Flags are only affected for Arithmetic & Logical Inst.


1) Data Transfer / Copy Inst.

In this group, data present in source register is transferred to destination. It may be in between-

- | | | |
|---|---------------------------|---------------------|
| ① | Reg - Reg | MOV A Y B |
| ② | Reg \Leftrightarrow M/M | MOV C, M / MOV M, D |
| ③ | Reg \Leftrightarrow Z/O | IN 30H / OUT 40H |
| ④ | Reg \Leftarrow Data | MVI E, 25H. |

Note ① Flags are not affected for data transfer operations.

Nov. A, B



- Q MVI A, 00H \leftarrow Data Transfer operation

 - a) flags are not affected. ~~✓~~ ✓
 - b) zero flag is one.

- ② The content of source is unchanged after the execution of instruction in almost all data transfer instructions.

Arithmetic Instruction

Addition, subtraction, increment, decrement.

one type
format

without copy

Add R	Add M	ADZ 8bit data
ADC R	ADC M	ADZ //
SUB "	SUB "	SU1 //
SSB "	SSB "	SBI //

→ Addition, Subtraction, And, OR, Compare EDOR.
→ Increment, Decrement, Complement, Rotate

ANA R

ORA "

CMP "

XRA "

ANA M

ORA "

CMP "

XRA "

AN~~A~~ 8 bit data

ORI "

CPI "

XRI "

Addition

ADD B

Subtraction

SUB M

Increment

INR B

Decrement

DCR ~~B~~ H.

INR R

DCR "

INR M

DCR "

INX Rp

DCX "

Logical Instruction

AND

OR

Ex-OR

Compare

Complement

Rotate

ANAC

ORI 00H

XRA M

CMP D

CMA

RR C

Note Flags are affected or modified only for arithmetic & logical operations

4) Branching Instructions

In this group control of the program is transferred from one location to another conditionally or unconditionally.

→ Conditional instructions depend on status of flag except (AC) → Auxiliary carry affected for previous

operation.

e.g. JUMP

CALL

RETURN RET

S, Z, (Ac), P, C

X
depends on previous operation.

⑧ $\begin{array}{|c|c|c|c|} \hline S & Z = 0 & P = 0 & CY = 0 \\ \hline L & = 1 & \pm & = 1 \\ \hline \end{array}$

+ 1 unconditional
Total # = 9.

JUMP \rightarrow JZ 16 bit address \leftarrow 3 Bytes
(Jump if zero, then goes to 16 bit address)


Z = 1

JZ 5000H Z = 1? ✓ True.

True, Jump to 5000H
False, Next Instruction.

5] Machine Control Instruction

These are used for machine control operations internal to the processor.



e.g. HLT \rightarrow Halt

DI \rightarrow Disable Interrupts