
1) Data Towarsfer / Lopy Inst. 1) Hov Rd, Rs More/Transfer/copy the content of source register to distination * Reguster address reguter. 8 eg. 2500H: MOV GD SOOH & SOIH Name of m/c cycle -> fetch. SHLPair) Inderect More the content of memory to register. Whose memory address is in HL pair. ZR 2900H Read 66H

3 NOV M9 R -Induced Hode 1 Bytes, 2, 7 Hove the content of Register to Memory. = 7 1 states Myre immediate 8 bit data to requiter 320H: MUI D, 33H

2 R will take care, then HI pair eg D, 3 E LXI Rpg 16 bet Value. - 3 Byte 1 3 M/c , 10T. Land immediate 16 bit value iento Register pair 8600H: E9 NLXI D, 9876H up 3600 3601 M/C - F, R, R 3 ->3 Totates 4+3+3 =10 Testartes. -) activated

6 CDA 16 bit address -> 3B, 4,13 load accumulator with data present at 16 bit address 4000H: LDA 4400 H 4000H 40014 4002 40004 400 4002 55 H 4400 4003 After 4002, Address in W/z pair roll Loaded on address bus. F) STA 16 bit Address - 3B, 4, 13 Direct address Store the content of accumulator at 16 th address. Cg. 4800H! STA 4700H 4300 4301 4302 39

D.R.P.
9) LDAX Rp" - 1 Byte , 2,7 (Induced AM)
load accumulator with the data whose address is present in register poir.
X in an instruction indicates that operation is performed on a register pair.
LDA XB LDA X D X LDA X H => MOV A, M CHL
eg. 4500H! LDAX B up IR 4500 XX
8 C 24 14501 D 4600 24 B C 24 14600 24
FLR 43 >> 7 Tstates
9 STAX Rp - 1 Byte 92 97
Store the content of Accumulator at the
G STAXB STAXD
X STAX H MOV M. A



Stack operations PUSH RP 18,3,12 Store or push the contents of Register pair on to stack memory SP -> SP-2 Stack Pointer is decremented by two or stack goo down. PUSH B PUSH D PUSH H PUSH PSW RSN [A] f eg: 5400H: PUSH B 5400H 44 33 SP-1 > F005H SP-1 > F007H F-007H Stack FFFFH

> F N N 6 3 3

12 T states.

To decrement the Stack pointer by I times we need 2 T states. need 2 T states. SP -> EOOOH SP (BC) -> FF EEH After PUSH B SP -> = DFFE DFFEL SP-1 DFFF Dat @ Top of Stack = EE EOOH EDOO P.10 F E DPFE 6000 + FE DOFF EE. SP->S-2 = DOFFE POP unstruction POP Rp -> 1 byte, 3byte., 10 Read or access datales present at top of the stack memory. Pointed by SP into sugester pair. Stack Point er is inverented by two.08 CL SP-) SP+2 Stack grous up. POP B POP D POP H POP PSW

eg. 5600 : POP H

	IR	5600H	XX	
PC [560]	SP COOF COLOH)	SP -> COOFH SP+1-> COIOH SP+2-> COIIH	BB CC DD	R
Spisat	COILH	L.	R R	

10 Testates.

COOPH COLOH content doest not change.

POP D SP -? 9FOI

Dat @ Top of stack.

9F00+1

Nogth Takether a IN S Det Port Address -> 8B, B, 10 Read or access data from 6 but port address with accumulator. 28-256 , 8 but - 25 6 address Car Post can act as Infact Leading but out for out FFII EFH access data 65 Display Post indicates the connection of Hodevice as 10 given 8 bit post address, there can be 256 as a unput devices 2 256 output devices The processor identifies an 1/0 device in two types I I/o mapped 1/0 > I/o has 8 but post address of Hemory mapped 1/0 > I/0 has 16 bit but address (GUKB) (216. 64KB) GC: IN 70H 1 4 10£ 5 101 900/H address of let 900211. but for 40 pus as onlylager TO CHIVACO

TI TO TO THE TO TA 78 To. AICHAR POH ADT AND OH) YORS, 50 7/9/ 8,946 / 7/0/10/10 0 5/=1,50-0 / 7/0/#=1 5/=1/50=0 RD Out 8 bit port address -> &B, 3,10 Towarsfer the Content of accumulator to 8 bit post address eg: 9400H Out 80H 9400H 804 9401 H Opalvica 10 Device > 10T states Conrentional (C) Duaw the timing diagram for the above instructions (Out 80H). Considering an opening frequency Of SMHZ (do Has