






Assignment 1 Extended

By Amr Mohamed Ahmed Ebrahim

Question 1


Code

Simulation


		Msgs						
  A	0111		0011	0100	0001	0000	0110	0111
 out	1							
								

Question 2


a)



b) Output F is the same as A



C) Output F is the inversion of A




Question 3

Code

```
1  module q3 (  
2      input A, B, C,  
3      output F  
4  );  
5  
6      wire out_xor, out_xnor;  
7  
8      assign out_xor = A ^ B;           //describes XOR Gate  
9      assign out_xnor = B ~^ C;        //describes XNOR Gate  
10     assign F = out_xor & out_xnor & C; //describes 3 inputs AND Gate  
11 endmodule
```

Simulation



The Output is 1 when A=0, B=1, C=1.

Question 4

Code

```
1 module q4 (  
2     input [2:0] A,  
3     output out  
4 );  
5  
6     assign out = A==4'b0010 || A==4'b0011 || A==4'b0101 || A==4'b111 ? 1'b1 : 1'b0 ;  
7  
8 endmodule
```

Simulation

		Msgs							
		7	St1	0	1	2	3	4	5
				6	7				
+	A								
	out								

Question 5

Code

```
1  module q5 (  
2      input A,B,  
3      input Ainvert, Binvert, CarryIn,  
4      input [1:0] Operation,  
5      output Carryout, Result  
6  );  
7  
8      wire Amux, Bmux, ANDout, ORout, Adderout ;  
9  
10     assign Amux = Ainvert ? ~A : A ;  
11     assign Bmux = Binvert ? ~B : B ;  
12  
13     and (ANDout, Amux, Bmux) ;  
14     or  (ORout, Amux, Bmux) ;  
15  
16     assign {Carryout, Adderout} = Amux + Bmux + CarryIn ;  
17  
18     assign Result = Operation==2'b00 ? ANDout :  
19                 Operation==2'b01 ? ORout :  
20                 Operation==2'b10 ? Adderout : 1'bx ;  
21  
22 endmodule
```

Simulation

