# Assignment 2 By Amr Mohamed Ahmed Ebrahim

# **DUT Code**

## **REF Code**

# Test bench Code

```
module q1_tb ();
     reg [3:0] x;
     wire [1:0] y_dut, y_ref;
     q1_dut dut (x, y_dut);
     q1_ref ref (x, y_ref);
     initial begin
        repeat(100) begin
           #10;
           if(y_dut != y_ref) begin
             $display ("Fail");
           end
        end
        $display("Pass");
     end
     initial begin
        $monitor("x=%b,y_dut=%b,y_ref=%b",x,y_dut,y_ref);
     end
```

## **Test Bench Simulation**

<b>∻</b>	Msgs											
<b></b>	1101	0100	0001	1001	0011	1101	0101	0010	0001	1101	0110	1101
<b></b> y_dut	11	10	00	11	01	11	10	01	00	11	10	11
<b>II</b> - <b>→</b> y_ref	11	10	00	11	01	11	10	01	00	11	10	11


#### **DUT Code**

```
timescale 1ns/1ps
     module q2_dut
                      d0, d1, d2, d3, d4, d5, d6, d7, d8, d9,
               output reg y0, y1, y2, y3
               );
             always @(*)
               case ({d9, d8, d7, d6, d5, d4, d3, d2, d1, d0})
                  10'b0000000010 : \{y3, y2, y1, y0\} = 4'd1;
11
12
                  10'b0000000100 :
                                     {y3, y2, y1, y0} = 4'd2;
                  10'b0000001000 :
                                     {y3, y2, y1, y0} = 4'd3;
                  10'b0000010000 :
                                     {y3, y2, y1, y0} = 4'd4;
                                     {y3, y2, y1, y0} = 4'd5;
                  10'b0000100000
                  10'b0001000000 :
                                     {y3, y2, y1, y0} = 4'd6;
                                     {y3, y2, y1, y0} = 4'd7;
17
                  10'b0010000000 :
                  10'b0100000000 :
                                     {y3, y2, y1, y0} = 4'd8;
                  10'b1000000000 :
                                     {y3, y2, y1, y0} = 4'd9;
                  default
                                     {y3, y2, y1, y0} = 4'd0;
               endcase
22
```

#### Test Bench Code

```
reg d0, d1, d2, d3, d4, d5, d6, d7, d8, d9;
wire y0_dut, y1_dut, y2_dut, y3_dut; reg y0_exp, y1_exp, y2_exp, y3_exp;
wire [9:0] D;
wire [3:0] Y_dut;
wire [3:0] Y_exp;
assign D = \{d9, d8, d7, d6, d5, d4, d3, d2, d1, d0\};
assign Y_dut = {y3_dut, y2_dut, y1_dut, y0_dut};
assign Y_exp = {y3_exp, y2_exp, y1_exp, y0_exp};
q2_dut dut (d0, d1, d2, d3, d4, d5, d6, d7, d8, d9, y0_dut, y1_dut, y2_dut, y3_dut);
initial begin
  #0 {d9, d8, d7, d6, d5, d4, d3, d2, d1, d0}= 10'b0000000010; {y3_exp, y2_exp, y1_exp, y0_exp}=4'd1; #10 {d9, d8, d7, d6, d5, d4, d3, d2, d1, d0}= 10'b000000100; {y3_exp, y2_exp, y1_exp, y0_exp}=4'd2;
  #10 {d9, d8, d7, d6, d5, d4, d3, d2, d1, d0}= 10'b1000001000;
#10 {d9, d8, d7, d6, d5, d4, d3, d2, d1, d0}= 10'b0000010000;
                                                                                            {y3_exp, y2_exp, y1_exp, y0_exp}=4'd0;
                                                                                            {y3_exp, y2_exp, y1_exp, y0_exp}=4'd4;
  #10 {d9, d8, d7, d6, d5, d4, d3, d2, d1, d0}= 10'b00001000000;
#10 {d9, d8, d7, d6, d5, d4, d3, d2, d1, d0}= 10'b00010000000;
                                                                                            {y3_exp, y2_exp, y1_exp, y0_exp}=4'd5;
                                                                                            {y3_exp, y2_exp, y1_exp, y0_exp}=4'd6;
   #10 {d9, d8, d7, d6, d5, d4, d3, d2, d1, d0}= 10'b0010001100;
#10 {d9, d8, d7, d6, d5, d4, d3, d2, d1, d0}= 10'b0100000000;
                                                                                            {y3_exp, y2_exp, y1_exp, y0_exp}=4'd0;
                                                                                            {y3_exp, y2_exp, y1_exp, y0_exp}=4'd8;
   #10 \{d9, d8, d7, d6, d5, d4, d3, d2, d1, d0\} = 10'b1011110001';
                                                                                           {y3_exp, y2_exp, y1_exp, y0_exp}=4'd0;
   $monitor("D=%b, Y_dut=%b, Y_exp=%b", D, Y_dut, Y_exp);
```

# Test bench simulation



## **DUT Code**


```
timescale 1ns/1ps
2 ▼ module q3_dut #(parameter N=4)
           input [N-1:0] a,b,
           input [1:0] op,
           output reg [N-1:0] result
           );
                always @(*)
10 ▼
                  case(op)
11
                    0: result=a+b;
12
                    1: result=a|b;
                    2: result=a-b;
                    3: result= a^b ;
                    default: result= 'bx;
                  endcase
```

## **REF Code**

```
module q3_ref #(parameter N=4)
      input [N-1:0] a,b,
      input [1:0] op,
      output reg [N-1:0] result
      );
           always @(*)
             if(op==0)
               result=a+b;
             else if(op==1)
               result=a b;
             else if(op==2)
               result=a-b;
             else if(op==3)
               result=a^b;
             else
               result='bx;
```

#### Test Bench Code

## **Test Bench Simulation**




# **DUT Code**

```
timescale 1ns/1ps
     module q4_dut #(parameter N=4)
             input [N-1:0] A,B,
             input [1:0] op,
             input enable,
             output reg a, b, c, d, e, f, g
             );
           wire [N-1:0] result;
           q3_dut #(.N(N)) dut (A, B, op, result);
11
           always @(*) begin
             if(~enable)
               \{a, b, c, d, e, f, g\} = 0;
             else
               case(result)
               0: { a, b, c, d, e, f, g}=1111110;
                1: { a, b, c, d, e, f, g}=0110000;
                2: { a, b, c, d, e, f, g}=1101101;
                3: { a, b, c, d, e, f, g}=1111001;
21
                4: { a, b, c, d, e, f, g}=0110011;
                5: { a, b, c, d, e, f, g}=1011011;
                6: { a, b, c, d, e, f, g}=1011111;
                7: { a, b, c, d, e, f, g}=1110000;
                8: { a, b, c, d, e, f, g}=1111111;
                9: { a, b, c, d, e, f, g}=1111011;
                10:{ a, b, c, d, e, f, g}=1110111;
                11:{ a, b, c, d, e, f, g}=0011111;
                12:{ a, b, c, d, e, f, g}=1001110;
                13:{ a, b, c, d, e, f, g}=0111101;
                14:{ a, b, c, d, e, f, g}=1001111;
                15:{ a, b, c, d, e, f, g}=1000111;
               endcase
           end
```

#### **Test Bench Code**

#### **Test Bench Simulation**



```
1 module q5 (
2    input d, en, clk,
3    output reg q
4    );
5
6    always @(posedge clk)
7    if (en)
8    q <= d;
9    else
10    q <= q;
11
12 endmodule</pre>
```