
# **Sequential Logic Design**

- Design the following circuits using Verilog and create a testbench for each design to check its functionality. Create a do file for question 3.
- Testbenches are advised to be a mix between randomization and directed testing taken into consideration realistic operation for the inputs. Apply self-checking condition in the testbench for at least one of the design below.
  - 1) Implement Data Latch with active low Clear



Input	Output
CLR, D, G	Q

### Truth Table

CLR	G	D	Q
0	X	X	0
1	0	X	Q
1	1	D	D

2)

A. Implement T-type (toggle) Flipflop with active low asynchronous reset. T-Flipflop has input t, when t input is high the outputs toggle else the output values do not change.

• Inputs: t, rstn, clk

• Outputs: q, qbar

B. Implement Asynchronous D Flip-Flop with Active low reset

Inputs: d, rstn, clk

Outputs: q, qbar

C. Implement a parameterized asynchronous FlipFlop with Active low reset with the following specifications.


• Inputs: d, rstn , clk

• Outputs: q, qbar

Parameter: FF\_TYPE that can take two valid values, DFF or TFF. Default value = "DFF".
 Design should act as DFF if FF\_TYPE = "DFF" and act as TFF if FF\_TYPE = "TFF". When

FF\_TYPE equals "DFF", d input acts as the data input "d", and when FF\_TYPE equals "TFF", d input acts the toggle input "t".

- D. Test the above parameterized Design using 2 testbenches, testbench 1 that overrides the design with FF\_TYPE = "DFF" and the testbench 2 overrides parameter with FF\_TYPE = "TFF"
  - Testbench 1 should instantiate the design of part B. as a golden model to check for the output of the parameterized design with FF TYPE = "DFF"
  - Testbench 2 should instantiate the design of part A. as a golden model to check for the output of the parameterized design with FF\_TYPE = "TFF"
- 3) Implement the 4-bit Ripple counter shown below using structural modelling (Instantiate the Dff from question 2 part B where the output is taken from the qn as shown below)
  - Inputs: clk, rstn;
  - Outputs: [3:0] out;



- 4) Implement the following Parameterized Shift register
- Parameters

Name	Value	Description
LOAD_AVALUE	Integer > 0	Value loaded with aset is high
SHIFT_DIRECTION	"LEFT" or "RIGHT"	Direction of the shift register. Default = "LEFT"
LOAD_SVALUE	Integer > 0	Value loaded with sset is high with the rising clock edge
SHIFT_WIDTH	Integer > 0	Width of data[] and q[] ports

sclr
sset
shiftin shiftout
load q[]
data[]
clock
enable


Default value for LOAD\_AVALUE and LOAD\_SVALUE is 1. SHIFT\_WIDTH default value is 8.

#### Ports

Name	Туре	Description				
sclr		Synchronous clear input. If both sclr and sset are asserted, sclr is dominant.				
sset		Synchronous set input that sets q[] output with the value specified by LOAD_SVALUE. If both sclr and sset are asserted, sclr is dominant.				
shiftin		Serial shift data input				
load		Synchronous parallel load. High: Load operation with data[], Low: Shift operation				
data[]	Input	Data input to the shift register. This port is SHIFT_WIDTH wide				
clock		Clock Input				
enable		Clock enable input				
aclr		Asynchronous clear input. If both aclr and aset are asserted, aclr is dominant.				
aset		Asynchronous set input that sets $q[]$ output with the value specified by LOAD_AVALUE. If both aclr and aset are asserted, aclr is dominant.				
shiftout	Output	Serial Shift data output				
q[]	Output	Data output from the shift register. This port is SHIFT_WIDTH wide				

# Notes:

- 1- Enable signal is dominant over the synchronous control signals "sclr and sset". However, the synchronous control signals "sclr and sset" are dominant over the load signal.
- 2- shiftout output represents the bit removed of the register and not the most significant bit.
- 5) Implement the following SLE (sequential logic element)



	Output	
Name	Function	
D	Data	
CLK	Clock	
EN	Enable	
ALn	Asynchronous Load (Active Low)	Q
ADn*	Asynchronous Data (Active Low)	
SLn	Synchronous Load (Active Low)	
SD*	Synchronous Data	
LAT*	Latch Enable	

 ${\bf *Note:} \ {\bf ADn, SD} \ {\bf and} \ {\bf LAT} \ {\bf are \ static \ signals} \ {\bf defined \ at \ design \ time \ and \ need \ to \ be \ tied \ to \ 0 \ or \ 1.$ 

### Truth Table

ALn	ADn	LAT	CLK	EN	SLn	SD	D	Q <sub>n+1</sub>
0	ADn	X	Χ	X	Х	Х	Х	!ADn
1	X	0	Not rising	Х	X	X	Х	Qn
1	X	0	1	0	X	X	Х	Qn
1	X	0	1	1	0	SD	Х	SD
1	X	0	1	1	1	X	D	D
1	X	1	0	Х	X	X	Х	Qn
1	X	1	1	0	X	X	Х	Qn
1	X	1	1	1	0	SD	X	SD
1	X	1	1	1	1	X	D	D

# **Deliverables:**

- 1) The assignment should be submitted as a PDF file with this format <your\_name>\_Assignment3 for example Kareem\_Waseem\_Assignment3
- 2) Snippets from the waveforms captured from QuestaSim for each design with inputs assigned values and output values visible.

Note that your document should be organized as 5 sections corresponding to each design above, and in each section, I am expecting the Verilog code, and the waveforms snippets