Assignment 1 Extended


By Amr Mohamed Ahmed Ebrahim

Code


Simulation




a)



b) Output F is the same as A



C) Output F is the inversion of A



Code

```
module q3 (
input A, B, C,
output F

input A, B, C,
wire out_xor, out_xnor;

module q3 (
input A, B, C,
output F

input A, B, C,
output F

input A, B, C,
output F

input A, B, C,
output A, B, C,
output F

input A, B, C,
output A,
```

Simulation



The Output is 1 when A=0, B=1, C=1.

Code

```
1 module q4 (
2    input [2:0] A,
3    output out
4    );
5    assign out = A==4'b0010 || A==4'b0011 || A==4'b0101 || A==4'b111 ? 1'b1 : 1'b0 ;
7    endmodule
```

Simulation



Code

```
input A,B,
         input Ainvert, Binvert, CarryIn,
         input [1:0] Operation,
        output Carryout, Result
         );
            wire Amux, Bmux, ANDout, ORout, Adderout;
             assign Amux = Ainvert ? ~A : A ;
            assign Bmux = Binvert ? ~B : B ;
11
            and (ANDout, Amux, Bmux);
            or (ORout, Amux, Bmux);
15
16
            assign {Carryout, Adderout} = Amux + Bmux + CarryIn ;
18
            assign Result = Operation==2'b00 ? ANDout :
19
                             Operation==2'b01 ? ORout :
20
                             Operation==2'b10 ? Adderout : 1'bx ;
     endmodule
22
```

Simulation

