# **SV Project - Synchronous FIFO**

# By: Amr Ayman Mohamed Abdo

# Contents

Verification Plan	2
Verification Requirements Document Snippet	2
Code Snippets	3
FIFO_transaction_pkg	3
FIFO_coverage_pkg	4
FIFO_monitor	4
FIFO_scoreboard_pkg	5
FIFO_ref (reference model)	6
FIFO_tb.	7
FIFO_if	8
FIFO_top	9
run_FIFO (Do File)	10
src_files.list	10
Detected Bugs	11
DUT after fixing bugs and adding assertions	14
QuestaSim Snippets	15
Wave colour guidelines	15
Snippets	15
Coverage Reports	18
Code Coverage Report	18
Functional Coverage Report	19
Sequential Domain Coverage Report	20

### **Verification Plan**

- 1. Test writing operation by performing writes more often than reads. (Only\_Write)
- 2. Test reading operation by performing reads more often than writes. (Only\_Read)
- 3. Test the FIFO with multiple concurrent writers and readers to ensure data integrity and proper flag behavior. (Concurrent\_Write\_Read)
- 4. Test simultaneous write-read operation by performing reads and writes with equal distribution probability. (Simultaneous\_Read\_Write)
- 5. Fill the FIFO to its maximum capacity and attempt more writes to ensure the full and almsotfull flags are set and overflow is triggered. (Write\_Full)
- 6. Completely empty the FIFO and attempt more reads to check if the empty and almostempty flags are set and underflow is triggered. (Read\_Empty)
- 7. With a full FIFO, perform a simultaneous write and read to check if the FIFO correctly updates the full flag and does not set the overflow.

  (Simultaneous\_Read\_Write\_Full)
- 8. With an empty FIFO, perform a simultaneous read and write and verify the correct behavior of the <code>empty</code> flag and does not set the <code>underflow</code>.

  (Simultaneous\_Read\_Write\_Full)
- 9. On reset, verify that the FIFO is cleared and all flags are in the correct initial state. **(Reset)**
- 10. Perform random sequences of reads and writes to test the FIFO's robustness. (Read\_Write\_Randomized)
- 11. Test flags stability when neither reading nor writing is taking place. (Flags\_Stability)

# Verification Requirements Document Snippet

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
Only_Write	Write unique values to the FIFO while reading is disabled	constraint rd_en to be zero while randomizing wr_en to be high most of the time.  Constraint data_in to have unique values.	Included in write_seq that ensures that 8 consecutive writes have taken place	Outputs are checked against reference model + assert_full, assert_almostfull & assert_wr_ack
Only_Read	Read the previously written values to the FIFO while writing is disabled	constraint wr_en to be zero while randomizing rd_en to be high most of the time.	Included in <b>read_seq</b> that ensures that 8 consecutive reads have taken place	Outputs are checked against reference model + assert_empty & assert_almostempty
		constraint rd_en to be zero while randomizing wr_en to be high most of the time while writing and vice versa	Included in empty_to_not and full_to_not that ensure that a writing sequence took place after a reading sequence and vice versa	Outputs are checked against reference model
Simultaneous_Read_Write			Included in write_read_simit cross bin that covers read cross write	Outputs are checked against reference model
Write_Full	Write to a full FIFO and check for the overflow to be deasserted when rd_en is asserted	When the FIFO is full constraint wr_en to be high most of the time and rd_en to be low most of the time	Included in write_full cross coverage bin that covers write cross full	Outputs are checked against reference model + assert_overflow
Read_Empty	the underflow to be deasserted when	When the FIFO is empty constraint rd_en to be high most of the time and wr_en to be low most of the time	Included in <b>read_empty</b> cross coverage bin that covers read cross empty	Outputs are checked against reference model + assert_underflow
	In reset cases check for the FIFO to be cleared and empty is asserted and full is deasserted	Constraint reset to be activated more frequently while randomizing the other inputs	Included in <b>full_to_empty</b> bin that covers the transition from a full FIFO to an empty FIFO (possible only if reset is activated)	Outputs are checked against reference model + assert_count_rst, assert_wr_ptr_rst & assert_rd_ptr_rst
	When the FIFO is full and reading and writing are taking place simultaneously, then overflow must remain low	When the FIFO is full, constraint wr_en and rd_en to be high simultaneously most of the time.		Outputs are checked against reference model + assert_overflow
		1.21	Included in write_read_simit_empty cross coverage between write_read_simit_and_empty	Outputs are checked against reference model + assert_underflow
Read_Write_Randomized	Perform random sequences of reads and writes to test the FIFO's robustness	Randomize inputs without constraints		Outputs are checked against reference model
Flags_Stability	When neither reading nor writing is taking place, flags must remain stable		Included in write_nor_read that covers that write and read are deactivated simultaneously	Outputs are checked against reference model + assert_full, assert_empty, assert_almostfull, assert_almostempty, assert_overflow, assert_underflow, assert_wr_ack

## **Code Snippets**

#### FIFO\_transaction\_pkg

```
package FIFO_transaction_pkg;
    class FIFO_transaction;
        parameter FIFO_WIDTH = 16;
        parameter FIFO_DEPTH = 8;
        rand bit [FIFO_WIDTH-1:0] data_in;
        rand bit rst_n, wr_en, rd_en;
        rand bit [FIFO WIDTH-1:0] data_out;
        rand bit wr ack, overflow;
        rand bit full, empty, almostfull, almostempty, underflow;
        int WR EN ON DIST, RD EN ON DIST, RST ON DIST;
        constraint Reset_Constraint {
            rst_n dist {1:=(100-RST_ON_DIST), 0:=RST_ON_DIST};
        constraint General_Constraints {
            wr_en dist {1:=WR_EN_ON_DIST, 0:=(100-WR_EN_ON_DIST)};
            rd_en dist {1:=RD_EN_ON_DIST, 0:=(100-RD_EN_ON_DIST)};
            (full == 1) -> wr_en dist {1:=90, 0:=10};
(empty == 1) -> rd_en dist {1:=90, 0:=10};
            unique {data_in};
        constraint Simultaneous_Read_Write {
            (wr_en && rd_en) dist {1:=90, 0:=10};
             (full == 1) -> wr_en dist {1:=90, 0:=10};
            (empty == 1) -> rd_en dist {1:=90, 0:=10};
            unique {data_in};
        function new(int RST_ON_DIST = 5, int WR_EN_ON_DIST = 70, int RD_EN_ON_DIST = 30);
            this.RST_ON_DIST = RST_ON_DIST;
            this.WR EN ON DIST = WR EN ON DIST;
            this.RD EN ON DIST = RD EN ON DIST;
        endfunction : new
    endclass : FIFO_transaction
endpackage : FIFO_transaction_pkg
```

### FIFO\_coverage\_pkg

```
ort

(bins wr_en[]

(bins rd_en[]

(bins full[]

(bins empty]

(bins almostfull[]

(bins almostempty[]

(bins overflow[]

(bins underflow[]

(bins wrack[]

(bins not_to_empty
                                                                                                                                   write_seq_cp:
read_seq_cp:
read_seq_cp:
rempty_to_not_cp:
full_to_not_cp:
write_read_simit_cp:
full_to_empty_cp:
write_read_simit_empty_cp:
write_read_simit_empty_cp:
write_non_read_cp:
                                                                                                                                                                                                                                                                                                                                                                                                                                      coverpoint F_cvg_txn.wr_en
coverpoint F_cvg_txn.rd_en
coverpoint F_cvg_txn.rd_en
coverpoint F_cvg_txn.full
cross write_cp, read_cp
cross not_to_empty_cp, full_to_not_cp
cross write_read_simit_cp, full_cp
cross write_read_simit_cp, empty_cp
cross write_read_simit_cp, empty_cp
cross write_cp, read_cp
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             (bins write_seq
(bins read_seq
(bins empty_to_not
(bins full_to_not
(bins full_to_not
(bins full_to_empty
(bins full_to_empty
(bins write_read_simlt_full
(bins write_read_simlt_empty
(bins write_read_simlt)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         = (0=)[[%]->0);}
= (0=)[[%]->0);}
= (1=>0);}
= (1=>0);}
= (1=>0);}
= binsof(write_cp.wr_en[1]) && binsof(read_cp.rd_en[1]); option.cross_auto_bin_max = 0;}
= binsof(write_read_sintr_cp) && binsof(full_to_not_cp); option.cross_auto_bin_max = 0;}
= binsof(write_read_sintr_cp) && binsof(full_to_not_tp.full[1]); option.cross_auto_bin_max = 0;}
= binsof(write_read_sintr_cp) && binsof(fuptr_cp.empty[1]); option.cross_auto_bin_max = 0;}
= binsof(write_read_sintr_cp) && binsof(reptr_cp.empty[1]); option.cross_auto_bin_max = 0;}
                                                                                                                                            write_cross_states: cross width swrite_full = bins write_empty = bins write_almostefull = bins write_almostempty = bins write_overflow = bins write_underflow = bins write_underflow = bins write_wriack = bins write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_write_wr
                                                                                                                                                                                                                                                                                                                                                                                                                                      rite_cp, full_cp, empty_cp, almostfull_cp, almostempty_cp, overflow_cp, underflow_cp, wr_ack_cp {
    binsof(write_cp) && binsof(write_cp) & binsof(write_cp) && binsof(write_cp) && binsof(empty_cp);
    binsof(write_cp) && binsof(almostfull_cp);
    einsof(write_cp) && binsof(almostempty_cp);
    binsof(write_cp) && binsof(almostempty_cp);
    binsof(write_cp) && binsof(overflow_cp);
    binsof(write_cp) && binsof(write_cp) && binsof(write_cp) &
                                                                                                                                         read_cross_states: cross read_cp, full_cp, empty_cp, almostfull_cp, almostempty_cp, overflow_cp, underflow_cp, wr_ack_cp {
    bins read_empty =
    bins read_empty =
    bins read_almostfull =
    bins read_almostfull =
    bins read_almostfull =
    bins read_almostfull =
    bins read_overflow =
    bins read_overflow =
    bins read_outerflow =
    bins read_underflow =
    bins read_underflow =
    bins read_wr_ack =
    binsof(read_cp) && binsof(wr_ack_cp);
    binsof(wr_ack_cp);
    binsof(wr_ack_cp) && binsof(wr_a
                                                                                                       function void sample_data(FIFO_transaction F_txn);
   F_cvg_txn = F_txn;
   FIFO_cvg_gp_sample();
endfunction : sample_data
function new();
FIFO_cvg_gp = new();
endfunction: new();
endclass: FIFO_coverage
endclass: FIFO_coverage_pkg
```

#### FIFO\_monitor

```
import shared_pkg::*;
import FIFO_transaction_pkg::*;
import FIFO_scoreboard_pkg::*;
import FIFO_coverage_pkg::*;
       module FIFO_monitor (FIFO_if FIFOif);
                    FIFO_transaction FIFO_tr = new();

FIFO_scoreboard FIFO_sb = new();

FIFO_coverage FIFO_cvg = new();
                                                   //Assigning inputs
FIFO_tr.data_in = FIFOif.data_in;
FIFO_tr.wr_en = FIFOif.wr_en;
FIFO_tr.rd_en = FIFOif.rd_en;
FIFO_tr.rst_n = FIFOif.rst_n;
                                                   //Assigning outputs
FIFO_tr.full = FIFOif.full;
FIFO_tr.empty = FIFOif.empty;
FIFO_tr.almostfull = FIFOif.almostfull;
FIFO_tr.almostempty = FIFOif.almostempty;
FIFO_tr.wr_ack = FIFOif.wr_ack;
FIFO_tr.overflow = FIFOif.overflow;
FIFO_tr.underflow = FIFOif.underflow;
FIFO_tr.data_out = FIFOif.data_out;
                                                   //Assigning Reference Outputs
FIFO_sb.full_ref = FIFOif.full_ref;
FIFO_sb.empty_ref = FIFOif.empty_ref;
FIFO_sb.almostfull_ref = FIFOif.almostfull_ref;
FIFO_sb.almostempty_ref = FIFOif.almostempty_ref;
FIFO_sb.wr_ack_ref = FIFOif.wr_ack_ref;
FIFO_sb.overflow_ref = FIFOif.overflow_ref;
FIFO_sb.underflow_ref = FIFOif.underflow_ref;
FIFO_sb.data_out_ref = FIFOif.data_out_ref;
                                                                                    FIF0_sb.check_data(FIF0_tr);
endmodule : FIFO_monitor
```

#### FIFO\_scoreboard\_pkg

```
package FIFO_scoreboard_pkg;
           import FIFO_transaction_pkg::*;
import shared_pkg::*;
               FIFO_transaction F_sb_txn = new();
               parameter FIFO DEPTH = 8;
               bit [FIFO_WIDTH-1:0] data_out_ref;
bit wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
               bit [FIFO_WIDTH-1:0] FIFO_model[$]; //golden model for the FIFO
               task check_data(FIFO_transaction F_txn);
                   F_sb_txn = F_txn;
                   if (F sb txn.data out == data out ref)
                        correct count++;
                    else begin
                        $error("Mismatch: data_out (%0d) != data_out_ref (%0d)", F_sb_txn.data_out, data_out_ref);
                   if (F_sb_txn.full == full_ref)
                        correct count++;
                   else begin
                        $error("Mismatch: full (%0d) != full ref (%0d)", F sb txn.full, full ref);
                    if (F_sb_txn.empty == empty_ref)
                        correct_count++;
                        $error("Mismatch: empty (%0d) != empty_ref (%0d)", F_sb_txn.empty, empty_ref);
                   if (F_sb_txn.almostfull == almostfull_ref)
                        correct_count++;
                        $error("Mismatch: almostfull (%0d) != almostfull_ref (%0d)", F_sb_txn.almostfull, almostfull_ref);
                   if (F_sb_txn.almostempty == almostempty_ref)
                        correct_count++;
                        $error("Mismatch: almostempty (%0d) != almostempty_ref (%0d)", F_sb_txn.almostempty, almostempty_ref);
                   if (F sb txn.overflow == overflow ref)
                       correct_count++;
                        $error("Mismatch: overflow (%0d) != overflow_ref (%0d)", F_sb_txn.overflow, overflow_ref);
                   if (F_sb_txn.underflow == underflow_ref)
                        $error("Mismatch: underflow (%0d) != underflow ref (%0d)", F sb txn.underflow, underflow ref);
                        error count++;
                   if (F_sb_txn.wr_ack == wr_ack_ref)
                       correct_count++;
                        $error("Mismatch: wr_ack (%0d) != wr_ack_ref (%0d)", F_sb_txn.wr_ack, wr_ack_ref);
                        error count++;
               endtask : check data
           endclass : FIFO_scoreboard
78 endpackage : FIFO_scoreboard_pkg
```

### FIFO\_ref (reference model)

```
bit wr_ack_next, wr_ack_next1;
            always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if(~FIFOif.rst_n) begin
                     mem.delete();
FIFOif.overflow_ref <= 0;</pre>
                     FIFOif.wr_ack_ref <= 0;
                     if(FIFOif.wr_en) begin
                          if(!FIFOif.full_ref) begin
  mem.push_front(FIFOif.data_in);
FIFOif.wr_ack_ref <= 1;</pre>
                              FIFOif.overflow_ref <= 0;
                          end else begin
                              FIFOif.wr ack ref <= 0;
                              FIFOif.overflow_ref <= 1;
                          FIFOif.wr_ack_ref <= 0;</pre>
                          FIFOif.overflow_ref <= 0;
            always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
                if(~FIFOif.rst_n) begin
    mem.delete();
                     FIFOif.data_out_ref <= 0;
FIFOif.underflow_ref <= 0;
                else begin
                     if(FIFOif.rd_en) begin
if(!FIFOif.empty_ref) begin
                              FIFOif.data_out_ref <= mem.pop_back();
FIFOif.underflow_ref <= 0;</pre>
                          end else begin
FIFOif.underflow_ref <= 1;
                          end
                     end else
                         FIFOif.underflow_ref <= 0;
43
44
                end
                case(mem.size())
                          FIFOif.full_ref = 0;
                          FIFOif.almostfull_ref = 0;
                          FIFOif.empty_ref = 1;
                          FIFOif.almostempty_ref = 0;
                          FIFOif.full_ref = 0;
                          FIFOif.almostfull_ref = 0;
FIFOif.empty_ref = 0;
                          FIFOif.almostempty_ref = 1;
                     FIFOif.FIFO_DEPTH-1:
                          FIFOif.full_ref = 0;
                          FIFOif.almostfull_ref
                          FIFOif.empty_ref = 0;
                          FIFOif.almostempty_ref = 0;
                      FIFOif.FIFO_DEPTH:
                      begin
                          FIFOif.full_ref = 1;
                           FIFOif.almostfull_ref = 0;
                           FIFOif.empty_ref = 0;
                           FIFOif.almostempty_ref = 0;
                      default:
                           FIFOif.full_ref = 0;
                           FIFOif.almostfull_ref = 0;
                           FIFOif.empty_ref = 0;
                           FIFOif.almostempty_ref = 0;
                 endcase // mem.size()
            end
       endmodule
```

```
FIFO_tb
```

```
import shared_pkg::*;
          import FIFO_transaction_pkg::*;
          module FIFO_tb(FIFO_if.TEST FIFOif);
              FIFO_transaction FIFO_tr = new();
              //Sequence Items
              FIFO_transaction tr_wr = new(5, 95, 5);
                                                            //Only_Write
              FIFO_transaction tr_rd = new(5, 5, 95);
                                                            //Only Read
ı
              FIFO_transaction tr_sm = new(5, 90, 90);
                                                            //Simultaneous Read Write
              FIFO_transaction tr_wf = new(5, 90, 10);
                                                            //Write_Full
              FIFO_transaction tr_re = new(5, 10, 90);
    12
                                                            //Read_Empty
              FIFO_transaction tr_rs = new(50, 70, 30);
                                                            //Reset
                                                            //Simultaneous_Read_Write_Full
              FIFO_transaction tr_sf = new(5, 100, 100);
              initial begin
                  //Customizing the constraints for each test case
                  prepare_items();
                  //Initialize the design
                  reset();
                  //Only_Write
                  repeat(500) begin
                       randomize_then_assign(tr_wr);
                       @(negedge FIFOif.clk);
                  end
                  //Only Read
                  repeat(500) begin
                       randomize_then_assign(tr_rd);
                       @(negedge FIFOif.clk);
                  end
                  //Concurrent_Write_Read
                  repeat(100) begin
                       repeat(10) begin
                           randomize_then_assign(tr_wr);
                           @(negedge FIFOif.clk);
                       end
                       repeat(10) begin
                           randomize_then_assign(tr_rd);
                           @(negedge FIFOif.clk);
                  end
                  //Simultaneous_Read_Write
                  repeat(500) begin
                       randomize_then_assign(tr_sm);
                       @(negedge FIFOif.clk);
                  end
                  //Reset
                  repeat(500) begin
                       randomize_then_assign(tr_rs);
                       @(negedge FIFOif.clk);
                  end
                   test_finished = 1;
              end
              task reset();
                  FIFOif.rst_n = 0;
                  @(negedge FIFOif.clk);
                  FIFOif.rst_n = 1;
```

endtask : reset

```
function void randomize_then_assign(FIFO_transaction tr);
               FIFO_tr = tr;
               assert(FIFO_tr.randomize());
               //Assigning inputs
               FIFOif.data_in = FIFO_tr.data_in;
               FIFOif.wr en = FIFO tr.wr en;
               FIFOif.rd_en = FIFO_tr.rd_en;
               FIFOif.rst_n = FIFO_tr.rst_n;
           endfunction : randomize_then_assign
           task fill FIFO();
               FIFOif.rst_n = 1;
               FIFOif.wr_en = 1;
               FIFOif.rd_en = 0;
 82
               repeat(10) begin
 83
                   FIFOif.data_in = $random();
 84
                   @(negedge FIFOif.clk);
               end
           endtask : fill_FIFO
           task empty_FIFO();
               FIFOif.rst_n = 1;
               FIFOif.wr_en = 0;
               FIFOif.rd_en = 1;
               repeat(10) begin
                   FIFOif.data_in = $random();
                   @(negedge FIFOif.clk);
               end
           endtask : empty FIFO
           task prepare_items();
               tr_wr.constraint_mode(0);
               tr_wr.Reset_Constraint.constraint_mode(1);
               tr_wr.General_Constraints.constraint_mode(1);
               tr rd.constraint mode(0);
               tr rd.Reset Constraint.constraint mode(1);
               tr_rd.General_Constraints.constraint_mode(1);
               tr_sm.constraint_mode(0);
               tr_sm.Reset_Constraint.constraint_mode(1);
               tr_sm.Simultaneous_Read_Write.constraint_mode(1);
110
112
               tr_rs.constraint_mode(0);
               tr_rs.Reset_Constraint.constraint_mode(1);
               tr rs.General_Constraints.constraint_mode(1);
           endtask : prepare_items
116
       endmodule : FIFO_tb
117
```

#### FIFO\_if

```
interface FIFO_if #(
parameter FIFO_DEPTH = 16,
parameter FIFO_DEPTH = 8)(input bit clk);

// Logic [FIFO_WIDTH-1:0] data_in;
Logic rst_n, wr_en, rd_en;
Logic [FIFO_WIDTH-1:0] data_out;
Logic wr_ack, overflow;
Logic full, empty, almostfull, almostempty, underflow;

// Logic [FIFO_WIDTH-1:0] data_out_ref;
Logic wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;

// modport DUT (
// input data_in, clk, rst_n, wr_en, rd_en,
output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
// );

// modport REF (
// input data_in, clk, rst_n, wr_en, rd_en,
output data_out_ref, wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref
// );

// modport TEST (
// output data_in, rst_n, wr_en, rd_en,
// input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
// );

// modport TEST (
// output data_in, rst_n, wr_en, rd_en,
// input clk, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
// );

// modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);

// modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);

// modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);

// modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, data_out);

// modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, underflow, data_out);

// modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, data_out);

// modport MONITOR (input data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty, wr_ack, overflow, data_out);

// modport MONITOR (input data_in, wr_en,
```

```
FIFO_top
      module FIFO_top ();
  1
          bit clk;
          initial begin
              forever #10 clk = ~clk;
  5
  6
          end
          FIFO_if FIFOif(clk);
          FIFO DUT(FIFOif);
          FIFO_ref REF(FIFOif);
 10
 11
          FIFO_tb TEST(FIFOif);
          FIFO_monitor MONITOR(FIFOif);
 12
      endmodule : FIFO_top
 13
```

#### run\_FIFO (Do File) vlib work vlog -f src files.list -mfcu +define+SIM +cover vsim -voptargs=+acc work.FIFO top -cover sim:/FIFO top/FIFOif/clk add wave -position 1 -color red add wave -position 2 sim:/FIFO\_top/FIFOif/rst\_n add wave -position 3 sim:/FIFO top/FIFOif/wr en add wave -position 4 sim:/FIFO top/FIFOif/rd en add wave -position 5 sim:/FIFO top/FIFOif/data in add wave -position 6 -color cyan sim:/FIFO top/FIFOif/data out add wave -position 7 -color gold sim:/FIFO\_top/FIFOif/data\_out\_ref add wave -position 8 -color cyan sim:/FIFO top/FIFOif/wr ack add wave -position 9 -color gold sim:/FIFO\_top/FIFOif/wr\_ack\_ref add wave -position 10 -color cyan sim:/FIFO top/FIFOif/full add wave -position 11 -color gold sim:/FIFO\_top/FIFOif/full\_ref add wave -position 12 -color cyan sim:/FIFO top/FIFOif/empty add wave -position 13 -color gold sim:/FIFO top/FIFOif/empty ref add wave -position 14 -color cyan sim:/FIFO top/FIFOif/almostfull add wave -position 15 -color gold sim:/FIFO top/FIFOif/almostfull ref add wave -position 16 -color cyan sim:/FIFO top/FIFOif/almostempty add wave -position 17 -color gold sim:/FIFO\_top/FIFOif/almostempty\_ref add wave -position 18 -color cyan sim:/FIFO top/FIFOif/overflow add wave -position 19 -color gold sim:/FIFO top/FIFOif/overflow ref add wave -position 20 -color cyan sim:/FIFO top/FIFOif/underflow add wave -position 21 -color gold sim:/FIFO top/FIFOif/underflow ref 24 add wave -position 22 -color blue sim:/FIFO top/DUT/mem add wave -position 23 -color blue sim:/FIFO\_top/DUT/count add wave -position 24 -color blue sim:/FIFO top/DUT/wr ptr add wave -position 25 -color blue sim:/FIFO\_top/DUT/rd\_ptr add wave -position 26 sim:/FIFO top/DUT/assert full add wave -position 27 sim:/FIFO\_top/DUT/assert\_empty add wave -position 28 sim:/FIFO top/DUT/assert almostfull add wave -position 29 sim:/FIFO top/DUT/assert almostempty sim:/FIFO top/DUT/assert overflow add wave -position 30 add wave -position 31 sim:/FIFO\_top/DUT/assert\_underflow add wave -position 32 sim:/FIFO top/DUT/assert wr ack add wave -position 33 sim:/FIFO\_top/DUT/assert\_count\_incr add wave -position 34 sim:/FIFO top/DUT/assert count decr add wave -position 35 sim:/FIFO top/DUT/assert\_wr\_ptr\_incr sim:/FIFO top/DUT/assert rd ptr incr add wave -position 36 add wave -position 37 sim:/FIFO top/DUT/assert count rst add wave -position 38 sim:/FIFO top/DUT/assert wr ptr rst 42 add wave -position 39 sim:/FIFO top/DUT/assert rd ptr rst .vcop Action toggleleafnames coverage save FIFO\_tb.ucdb -onexit -du FIFO coverage report -detail -cvg -directive -comments -output fcover\_report.txt {} quit -sim vcover report FIFO\_tb.ucdb -details -annotate -all -output coverage\_rpt.txt src\_files.list shared pkg.sv FIFO transaction.sv

10

```
FIFO coverage.sv
FIFO scoreboard.sv
FIFO if.sv
FIFO monitor.sv
FIFO tb.sv
FIFO top.sv
FIF0.sv
```

FIFO\_ref.sv

## **Detected Bugs**

1. Extended count bus by 1-bit to allow it to reach FIFO\_DEPTH

```
Before:
    22    reg [max_fifo_addr:0] count;
After:
    15    reg [max_fifo_addr+1:0] count;
```

2. Added this line to deassert overflow incase of writing

```
Before:
  28
            else if (wr en && count < FIFO DEPTH) begin
                 mem[wr ptr] <= data in;</pre>
  29
                 wr ack <= 1;
                 wr ptr <= wr ptr + 1;
  31
  32
            end
After:
   21
            else if (FIFOif.wr en && count < FIFOif.FIFO DEPTH) begin
   22
                 mem[wr ptr] <= FIFOif.data in;</pre>
                 FIFOif.wr ack <= 1;
   24
                 wr ptr <= wr ptr + 1;
   25
                FIFOif.overflow <= 0;
             end
```

3. Added this line to deassert underflow incase of reading

```
Before:
            else if (rd en && count != 0) begin
  47
                data out <= mem[rd ptr];</pre>
                 rd ptr <= rd ptr + 1;
  49
            end
After:
             else if (FIFOif.rd en && count != 0) begin
                 FIFOif.data out <= mem[rd ptr];</pre>
   41
                 rd ptr <= rd ptr + 1;
   42
   43
                 FIFOif.underflow <= 0;
   44
             end
```

4. Removed this line since underflow is a sequential output not combinational

```
Before:
   66   assign underflow = (empty && rd_en)? 1 : 0;
After:
   73   //assign FIFOif.underflow = (FIFOif.empty && FIFOif.rd en)? 1 : 0;
```

### 5. Added the sequential implementation of the underflow

```
Before:
  42
         always @(posedge clk or negedge rst_n) begin
  43
              if (!rst n) begin
                  rd ptr <= 0;
  44
  45
              end
             else if (rd en && count != 0) begin
  46
  47
                   data out <= mem[rd ptr];</pre>
                   rd ptr <= rd ptr + 1;
  49
              end
         end
After:
        always @(posedge FIFOif.clk or negedge FIFOif.rst n) begin
           if (!FIFOif.rst n) begin
               rd_ptr <= 0;
           end
           else if (FIFOif.rd en && count != 0) begin
               FIFOif.data out <= mem[rd ptr];</pre>
               rd ptr <= rd ptr + 1;
               FIFOif.underflow <= 0;
           end
           else begin
               if (FIFOif.empty & FIFOif.rd en)
                   FIFOif.underflow <= 1;
               else
   49
                   FIFOif.underflow <= 0;
           end
```

6. Modified this line as FIFO is almostfull when count reaches FIFO\_DEPTH-1

```
Before:
```

```
67 assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;

After:

74 assign FIFOif.almostfull = (count == FIFOif.FIFO DEPTH-1)? 1 : 0;
```

7. Added this line as data\_out must asynchronously be resetted (sequential)

### **Before:**

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        rd ptr <= 0;

After:

always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        FIFOif.data_out <= 0;
        rd_ptr <= 0;
        FIFOif.underflow <= 0;</pre>
```

8. Added this line as overflow must asynchronously be resetted (sequential)

```
Before:
```

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        wr_ptr <= 0;

After:

always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        wr_ptr <= 0;
        FIFOif.overflow <= 0;</pre>
```

9. Added this line as underflow must asynchronously be resetted (sequential)

#### **Before:**

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
    rd ptr <= 0;

After:

always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        FIFOif.data_out <= 0;
        rd_ptr <= 0;
        FIFOif.underflow <= 0;</pre>
```

10. Added this line as wr\_ack must asynchronously be resetted (sequential)

#### **Before:**

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        wr_ptr <= 0;

After:

always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        wr_ptr <= 0;
        FIFOif.overflow <= 0;
        FIFOif.wr_ack <= 0;
    end</pre>
```

# DUT after fixing bugs and adding assertions

```
end else if (FIFOIf.wr_en 85 count < FIFOIf.FIFO_DEPTH) begin meglwr_ptr] <= FIFOIf.data_in; FIFOIf.wr_ack <= 1; ur_ptr <= ur_ack <= 1; ur_ptr <= ur_ack <= 1; FIFOIf.overflow <= 0;
                 else
FIFOif.overflow <= 0;
         end
else if (FIFOif.rd_en && count != 0) begin
FIFOif.data_out <= mem[rd_ptr];
rd_ptr <= rd_ptr + 1;
FIFOif.underflow <= 0;</pre>
        end
else begin

(f(FIFOIf.wr.en, FIFOIf.rd.en) == 2'ble) && |FIFOIf.full)
count <= count : 1;
else if ((FIFOIf.wr.en, FIFOIf.rd.en) == 2'ble) && |FIFOIf.full)
count <= count - 1;
else if ((FIFOIf.wr.en, FIFOIf.rd.en) == 2'bl1) begin
case ((FIFOIf.wr.en, FIFOIf.rd.en) == 2'bl1) begin
//added
case ((FIFOIf.wr.en, FIFOIf.ene) == 2'bl1)
2 bl01; count <= count + 1;
end
end
end
//added
end
assign FIFOif.full - (count -- FIFOif.FIFO_DEPH)? 1: 8;
assign FIFOif.empty = (count -- 8)? 1: 8;
/*assign FIFOif.empty = (count -- 8)? 1: 8;
/*assign FIFOif.inderflow - (FIFOif.empty & FIFOif.rd_en)? 1: 8;
/*underflow is sequential and not combinational*/
assign FIFOif.almostequty - (count -- 1)? 1: 8;
/*FIFO is almostfull when count reaches FIFO_DEPH-1 not FIFO_DEPH-2 as 0 is not included*/
assign FIFOif.almostequty - (count -- 1)? 1: 8;
           assert_underflow: assert property (@(posedge FIFOif.clk) disable iff (|FIFOif.rst_n) (FIFOif.rd_en && FIFOif.empty) |=> (FIFOif.underflow == 1));
cover_underflow: cover property (@(posedge FIFOif.clk) disable iff (|FIFOif.rst_n) (FIFOif.rd_en && FIFOif.empty) |=> (FIFOif.underflow == 1));
      property read_pointer_stable;
@(posedge FIFOif.clk) disable iff(|FIFOif.rst_n)
FIFOif.empty && FIFOif.rd_en && |FIFOif.wr_en |=> $stable(rd_ptr);
       assert_read_pointer_stable: assert property (read_pointer_stable)
cover_read_pointer_stable: cover property (read_pointer_stable);
                            assert_rd_ptr_rst: assert final (rd_ptr == 0);
cover_rd_ptr_rst: cover final (rd_ptr == 0);
```

# **QuestaSim Snippets**

### Wave colour guidelines


- 1. Cyan for the DUT outputs
- 2. Gold for the reference outputs
- 3. Red for the clock
- 4. Green for the inputs
- 5. Blue for the internal signals


#### **Snippets**

#### **Transcript**

```
# FIFO's test has been successfuly finished
# error_count = 0
# correct_count = 32008
# ** Note: $stop : FIFO_monitor.sv(51)
# Time: 80020 ns Iteration: 1 Instance: /FIFO_top/MONITOR
# Break in Module FIFO_monitor at FIFO_monitor.sv line 51
VSIM 3>
```

#### Waveform





Covergroups ======								3000	
▼ Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
		100.00%	6						
TYPE FIFO_cvg_gp		100.00%	6 100	100.00		<b>I</b> ✓	auto(0)	)	
CVP FIFO_cvg_gp::write_cp		100.00%	6 100	100.00		l∳			
— CVP FIFO_cvg_gp::read_cp		100.00%	6 100	100.00		I <b>√</b>			
— CVP FIFO_cvg_gp::full_cp		100.00%	6 100	100.00		I 🗸			
— CVP FIFO_cvg_gp::empty_cp		100.00%	6 100	100.00		<b>√</b>			
— CVP FIFO_cvg_gp::almostfull_cp		100.00%	6 100	100.00		I√			
— CVP FIFO_cvg_gp::almostempty_cp		100.00%	6 100	100.00		<b>I</b> ✓			
— CVP FIFO_cvg_gp::overflow_cp		100.00%	6 100	100.00		I 🗸			
— CVP FIFO_cvg_gp::underflow_cp		100.00%	6 100	100.00		<b>I</b> ✓			
— CVP FIFO_cvg_gp::wr_ack_cp		100.00%	6 100	100.00		<b>I</b> ✓			
— CVP FIFO_cvg_gp::not_to_empty_cp		100.00%	6 100	100.00		I <b>√</b>			
— CVP FIFO_cvg_gp::write_seq_cp		100.00%	6 100	100.00		<b>√</b>			
— CVP FIFO_cvg_gp::read_seq_cp		100.00%	6 100	100.00		l <b>√</b>			
— CVP FIFO_cvg_gp::empty_to_not_cp		100.00%	6 100	100.00		I <b>√</b>			
— CVP FIFO_cvg_gp::full_to_not_cp		100.00%	6 100	100.00		l <b>√</b>			
— CROSS FIFO_cvg_gp::write_read_simlt_c		100.00%	6 100	100.00		I <b>√</b>			
— CROSS FIFO_cvg_gp::full_to_empty_cp		100.00%	6 100	100.00		l <b>√</b>			
— CROSS FIFO_cvg_qp::write_read_simlt_f		100.00%	6 100	100.00		<b>I</b> ✓			
— CROSS FIFO_cvg_gp::write_read_simlt_e		100.00%	6 100	100.00		I <b>√</b>			
— CROSS FIFO_cvg_gp::write_nor_read_cp		100.00%	6 100	100.00		<b>I</b> ✓			
— CROSS FIFO_cvg_gp::write_cross_states		100.00%	6 100	100.00		<b>I</b> ✓			
— CROSS FIFO_cvg_gp::read_cross_states		100.00%	6 100	100.00		<b>I</b> ✓			
<u>i</u> INST VFIFO_coverage_pkg::FIFO_cover		100.00%	6 100	100.00		<b>I</b>			0

#### **Assertions**

_														
ΔA	Assertions													ďX
₩ Na	ame .	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time O	umulative Threads ATV	Assertion Expression	Included	
-/	/FIFO_top/DUT/assert_full	Immediate	SVA	on	0	1	-	-	-	-	off	assert (.FIFOif.full)	1	
-	▲ /FIFO_top/DUT/assert_empty	Immediate	SVA	on	0	1	-	-	-	-	off	assert (.FIFOif.empty)	1	
4	▲ /FIFO_top/DUT/assert_almostfull	Immediate	SVA	on	0	1	-	-	-	-	off	assert (.FIFOif.almostfull)	¥	
	▲ /FIFO_top/DUT/assert_almostempty	Immediate	SVA	on	0	1	-	-	-	-	off	assert (.FIFOif.almostempty)	¥	
	▲ /FIFO_top/DUT/assert_overflow	Concurrent	SVA	on	0	1	-	08	0B	0 ns	0 off	assert(@(posedge FIFOif.dk) disa	. 🗸	
	▲ /FIFO_top/DUT/assert_underflow	Concurrent	SVA	on	0	1	-	08	0B	0 ns	0 off	assert(@(posedge FIFOif.dk) disa	. 🗸	
	▲ /FIFO_top/DUT/assert_wr_ack	Concurrent	SVA	on	0	1	-	08	0B	0 ns	0 off	assert(@(posedge FIFOif.dk) disa	. 🗸	
	▲ /FIFO_top/DUT/assert_count_incr	Concurrent	SVA	on	0	1	-	08	0B	0 ns	0 off	assert(@(posedge FIFOif.dk) disa	. 🗸	
	▲ /FIFO_top/DUT/assert_count_decr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.dk) disa		
	▲ /FIFO_top/DUT/assert_wr_ptr_incr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.dk) disa	. 🗸	
	▲ /FIFO_top/DUT/assert_rd_ptr_incr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge FIFOif.dk) disa	. 🗸	
	▲ /FIFO_top/DUT/assert_count_rst	Immediate	SVA	on	0	1	-	-	-	-	off	assert (count==0)	1	
	▲ /FIFO_top/DUT/assert_wr_ptr_rst	Immediate	SVA	on	0	1	-	-	-	-	off	assert (wr_ptr==0)	<b>1</b>	
	▲ /FIFO_top/DUT/assert_rd_ptr_rst	Immediate	SVA	on	0	1	-	-	-	-	off	assert (rd_ptr==0)	¥	
1	▲ /FIFO top/TEST/randomize then assign/immed 71	Immediate	SVA	on	0	1		-	-		off	assert (randomize())	1	

#### **Cover Directives**

OOVER DIRECTIVES															
△ Cover Directives ======															
▼Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Induded	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	
/FIFO_top/DUT/cover_full	SVA	1	Off	91	1	Unli	1	100%		<b>/</b>	0	(	0 n	s 0	
/FIFO_top/DUT/cover_empty	SVA	1	Off	350	1	Unli	1	100%		·/	0	(	0 n	s 0	
/FIFO_top/DUT/cover_almostfull	SVA	1	Off	159	1	Unli	1	100%		<b>V</b>	0	(	0 n	s 0	
/FIFO_top/DUT/cover_almostempty	SVA	1	Off	420	1	Unli	1	100%		<b>-</b>	0	(	0 n	s 0	
/FIFO_top/DUT/cover_overflow	SVA	1	Off	403		Unli	1	100%		<b>V</b>	0	(	0 n	s 0	
/FIFO_top/DUT/cover_underflow	SVA	✓	Off	789		Unli	1	100%		✓	0	(	0 n	s 0	
/FIFO_top/DUT/cover_wr_ack	SVA	<b>✓</b>	Off	1455	1	Unli	1	100%		<b>√</b>	0	(	0 n	s 0	
/FIFO_top/DUT/cover_count_incr	SVA	1	Off	1036		Unli	1	100%		<b>√</b>	0	(	0 n		
/FIFO_top/DUT/cover_count_decr	SVA	1	Off	546		Unli	1	100%		<b>/</b>	0	(	0 n		
/FIFO_top/DUT/cover_wr_ptr_incr	SVA	✓	Off	1455		Unli	1	100%		✓	0	(	0 n		
/FIFO_top/DUT/cover_rd_ptr_incr	SVA	✓	Off	965		Unli	1	100%		✓	0	(	0 n	s 0	
/FIFO_top/DUT/cover_write_pointer_stable	SVA	<b>✓</b>	Off	384		Unli	1	100%		✓	0	(	0 n	s 0	
/FIFO_top/DUT/cover_read_pointer_stable	SVA	<b>✓</b>	Off	698	1	Unli	1	100%		<b>√</b>	0	(	0 n	s 0	
/FIFO_top/DUT/cover_count_rst	SVA	1	Off	311	1	Unli	1	100%		<b>√</b>	0	(	0 n	s 0	
/FIFO_top/DUT/cover_wr_ptr_rst	SVA	1	Off	311	1	Unli	1	100%		<b>-</b>	0	(	0 n	s 0	
/FIFO_top/DUT/cover_rd_ptr_rst	SVA	1	Off	311	1	Unli	1	100%		<b>-</b>	0	(	0 n	s 0	
il .															
il .															
d.															

## **Coverage Reports**

#### **Code Coverage Report**

Note: Conditional Coverage didn't reach 100% as the the two conditions (!FIFOif.full && FIFOif.wr\_en) and (!FIFOif.empty && FIFOif.rd\_en) would never happen if else was entered; because in case one of them happened else statement wouldn't be entered. As a result, Total Coverage By Instance dropped to 96.51%.

```
Condition Coverage:
            Enabled Coverage
                                                                  Misses Coverage
                                              Bins Covered
            Conditions
                                                                             91.66%
           Condition Coverage for instance /\FIFO_top#DUT --
           -----Focused Condition View-----
       Line 21 Item 1 (FIFOif.wr_en && (count < FIFOif.FIFO_DEPTH))
Condition totals: 2 of 2 input terms covered = 100.00%
200
201
202
203
204
205
206
207
208
209
210
211
212
                             Input Term Covered Reason for no coverage Hint
         (count < FIFOif.FIFO_DEPTH)
                          Hits FEC Target
                                                                     Non-masking condition(s)
          Row 1:
Row 2:
                            1 FIFOif.wr_en_0
                              1 FIFOif.wr_en_1
                                                                    (count < FIFOif.FIFO_DEPTH)</pre>
                              1 (count < FIFOif.FIFO_DEPTH) 0 FIFOif.wr_en
1 (count < FIFOif.FIFO_DEPTH)_1 FIFOif.wr_en
       Input Term Covered Reason for no coverage Hint
           FIFOif.full
          FIFOif.wr_en
             Rows:
                          Hits FEC Target
                                                          Non-masking condition(s)
        Row 1: ***0*** FIFOif.full 0 FIFOif.wr en

      Row
      2:
      1 FIF0if.full_1

      Row
      3:
      1 FIF0if.wr_en_0

      Row
      4:
      1 FIF0if.wr_en_1

                                                          FIFOif.wr en
                              1 FIFOif.wr_en_1
                                                           FIFOif.full
                       ---Focused Condition View--
       Line 40 Item 1 (FIFOif.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%
            Input Term Covered Reason for no coverage Hint
         FIFOif.rd_en
             Rows:
                          Hits FEC Target
                                                           Non-masking condition(s)
         Row 1:
Row 2:
Row 3:
Row 4:
                              1 FIFOif.rd_en_0
                              1 FIFOif.rd_en_1
1 (count != 0)_0
1 (count != 0)_1
                                                           (count != 0)
                                                           FIFOif.rd_en
                                                           FIFOif.rd_en
           -----Focused Condition View----
       Line 46 Item 1 (FIFOif.empty & FIFOif.rd_en)
Condition totals: 1 of 2 input terms covered = 50.00%
            Input Term Covered Reason for no coverage Hint
                                 N '_0' not hit
Y
                                                                Hit ' 0'
          FIFOif.empty
          FIFOif.rd_en
                          Hits FEC Target
                                                          Non-masking condition(s)
             Rows:
         Row 1: ***0*** FIFOif.empty_0 FIFOif.rd_en
                             1 FIFOit.empty_1
1 FIFOif.rd_en_0
                                                          FIFOit.rd_en
                              1 FIFOif.rd en 1
                                                           FIFOif.empty
```

```
else if (FIFOif.rd_en && count != 0) begin
   FIFOif.data_out <= mem[rd_ptr];
   rd_ptr <= rd_ptr + 1;
   FIFOif.underflow <= 0;
end
else begin
   if (FIFOif.empty & FIFOif.rd_en)
        rifult.underflow <= 1;
   else
        FIFOif.underflow <= 0;</pre>
```

680	Toggle Coverage:							
681	Enabled Coverage		Bins	Hits	Misses	Coverage		
682								
683	Toggles		22	20	2	90.90%		
684								
685 686		=======	===Toggle	Details====	=======	======	======	===
687	Toggle Coverage for	instance	/\FIFO_to	p#DUT				
688								
689				Node	1H-	>0L (	0L->1H	"Coverage"
690								
691				count[4]		0	0	0.00
692				count[3-0]		1	1	100.00
693				rd_ptr[2-0]		1	1	100.00
694				wr_ptr[2-0]		1	1	100.00
695								
696	Total Node Count		11					
697	Toggled Node Count		10					
698 699	Untoggled Node Count	=	1					
700	Toggle Coverage	= 9	0.90% (20	of 22 bins)				

### Functional Coverage Report

unct	ional Goverage Report			
412	missing/total bins:	0	1	
413	% Hit:	100.00%	100	
	bin empty to not	349	1	- Covered
	Coverpoint full to not cp	100.00%	100	- Covered
	covered/total bins:			
	missing/total bins:			
	% Hit:	100.00%	100	
	bin full_to_not	91		<ul> <li>Covered</li> </ul>
	Cross write_read_simlt_cp	100.00%	100	<ul> <li>Covered</li> </ul>
	covered/total bins:			
	missing/total bins:			
	% Hit:	100.00%	100	
	Auto, Default and User Defined Bins:			
	bin write_read_simlt	4001	1	- Covered
	Cross full_to_empty_cp	100.00%	100	- Covered
	covered/total bins:	1 0	1	
	missing/total bins: % Hit:	100.00%	1 100	
	Auto, Default and User Defined Bins:	100.00%	100	
	bin full to empty	17	1	- Covered
	Cross write_read_simlt_full_cp	100.00%	100	- Covered
	covered/total bins:	100.00%	1	- COVERCU
	missing/total bins:	0	1	
	% Hit:	100.00%	100	
	Auto, Default and User Defined Bins:			
	bin write read simlt full	4001	1	- Covered
	Cross write read simlt empty cp	100.00%	100	- Covered
	covered/total bins:			
	missing/total bins:			
	% Hit:	100.00%	100	
	Auto, Default and User Defined Bins:			
	bin write_read_simlt_empty	4001		<ul> <li>Covered</li> </ul>
	Cross write_nor_read_cp	100.00%	100	- Covered
	covered/total bins:			
446	missing/total bins:	0		
	% Hit:	100.00%	100	
	Auto, Default and User Defined Bins:			
449 450	bin write_read_simlt	4001 100.00%	1 100	- Covered
	Cross write_cross_states covered/total bins:	100.00%	7	- Covered
	missing/total bins:	9		
	% Hit:	100.00%	100	
	Auto, Default and User Defined Bins:	100.00%	100	
	bin write_full	4001	1	- Covered
	bin write empty	4001	1	- Covered
	bin write almostfull	4001	1	- Covered
	bin write almostempty	4001	1	- Covered
	bin write overflow	4001	1	<ul> <li>Covered</li> </ul>
	bin write underflow	4001		- Covered
	bin write wr ack	4001		<ul> <li>Covered</li> </ul>
	Cross read_cross_states	100.00%	100	<ul> <li>Covered</li> </ul>
	covered/total bins:			
	missing/total bins:			
	% Hit:	100.00%	100	
	Auto, Default and User Defined Bins:			
	bin read_full	4001		- Covered
	bin read_empty	4001		- Covered
469	bin read_almostfull	4001	1	- Covered
	bin read_almostempty	4001	1	- Covered
471 472	bin read_overflow bin read underflow	4001 4001	1 1	- Covered - Covered
472	bin read_underflow bin read_wr_ack	4001	1	- Covered
	DIII Feau_WI_ack	4001		- covereu

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

### **Sequential Domain Coverage Report**

492	Cross read_cross_states	100.00%	100	Covered
493	covered/total bins:	7	7	
494	missing/total bins:	0	7	
495	% Hit:	100.00%	100	
496	Auto, Default and User Defined Bins:			
497	bin read_full	4001	1	Covered
498	bin read_empty	4001	1	Covered
499	bin read_almostfull	4001	1	Covered
500	bin read_almostempty	4001	1	Covered
501	bin read_overflow	4001	1	Covered
502	bin read_underflow	4001	1	Covered
503	bin read_wr_ack	4001	1	Covered
EQA				

TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1

#### DIRECTIVE COVERAGE:

8							
9	Name	Design	Design	Lang	File(Line)	Hits	Status
		Unit	UnitType				
	/FIFO_top/DUT/cover_full	FIF0	Verilog	SVA	FIFO.sv(89)	91	Covered
	/FIFO_top/DUT/cover_empty	FIF0	Verilog	SVA	FIF0.sv(94)	350	Covered
	/FIFO_top/DUT/cover_almostfull	FIF0	Verilog	SVA	FIF0.sv(99)	159	Covered
	/FIFO_top/DUT/cover_almostempty	FIF0	Verilog	SVA	FIF0.sv(104)	420	Covered
	/FIFO_top/DUT/cover_overflow	FIF0	Verilog	SVA	FIF0.sv(111)	403	Covered
	/FIFO_top/DUT/cover_underflow	FIF0	Verilog	SVA	FIF0.sv(114)	789	Covered
	/FIFO_top/DUT/cover_wr_ack	FIF0	Verilog	SVA	FIF0.sv(117)	1455	Covered
	/FIFO_top/DUT/cover_count_incr	FIF0	Verilog	SVA	FIF0.sv(155)	1036	Covered
10	/FIFO_top/DUT/cover_count_decr	FIF0	Verilog	SVA	FIF0.sv(158)	546	Covered
1	/FIFO_top/DUT/cover_wr_ptr_incr	FIF0	Verilog	SVA	FIF0.sv(161)	1455	Covered
2	/FIFO_top/DUT/cover_rd_ptr_incr	FIF0	Verilog	SVA	FIF0.sv(164)	965	Covered
	/FIFO_top/DUT/cover_write_pointer_stable	FIF0	Verilog	SVA	FIF0.sv(167)	384	Covered
4	/FIFO_top/DUT/cover_read_pointer_stable	FIF0	Verilog	SVA	FIF0.sv(170)	698	Covered
15	/FIFO_top/DUT/cover_count_rst	FIF0	Verilog	SVA	FIF0.sv(175)	311	Covered
6	/FIFO_top/DUT/cover_wr_ptr_rst	FIF0	Verilog	SVA	FIF0.sv(178)	311	Covered
.7	/FIFO_top/DUT/cover_rd_ptr_rst	FIF0	Verilog	SVA	FIF0.sv(181)	311	Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 16

Total Coverage By Instance (filtered view): 100.00%