

UVM Project - Synchronous FIFO

By: Amr Ayman Mohamed Abdo

Team name(solo): Silicon Maestro

Contents

Verification Plan	2
Verification Requirements Document Snippet	2
Assertions Table	3
UVM Structure	3
Code Snippets	4
FIFO_config.sv	4
FIFO_seq_item.sv	5
FIFO_reset_sequence.sv	6
FIFO_write_sequence.sv	6
FIFO_read_sequence.sv	7
FIFO_concurrent_sequence.sv	7
FIFO_simult_sequence.sv	8
FIFO_sequencer.sv	8
FIFO_driver.sv	9
FIFO_monitor.sv	10
FIFO_scoreboard.sv	11
FIFO_coverage.sv	12
FIFO_agent.sv	12
FIFO_env.sv	13
FIFO_test.sv	14
FIFO_top.sv	14
FIFO_if.sv	15
FIFO_SVA.sv	15
FIFO_ref.sv (reference model)	16
Detected Bugs	17
DUT after fixing bugs and adding assertions	20
QuestaSim Snippets	21
Wave colour guidelines	21
Snippets	21
Coverage Reports	26
Code Coverage Report	26
Functional Coverage Report	27
Sequential Domain Coverage Report	28

Verification Plan

1. Test writing operation by performing writes more often than reads. (**Only_Write**)
2. Test reading operation by performing reads more often than writes. (**Only_Read**)
3. Test the FIFO with multiple concurrent writers and readers to ensure data integrity and proper flag behavior. (**Concurrent_Write_Read**)
4. Test simultaneous write-read operation by performing reads and writes with equal distribution probability. (**Simultaneous_Read_Write**)
5. Fill the FIFO to its maximum capacity and attempt more writes to ensure the `full` and `almsotfull` flags are set and `overflow` is triggered. (**Write_Full**)
6. Completely empty the FIFO and attempt more reads to check if the `empty` and `almostempty` flags are set and `underflow` is triggered. (**Read_Empty**)
7. With a full FIFO, perform a simultaneous write and read to check if the FIFO correctly updates the `full` flag and does not set the `overflow`.
(Simultaneous_Read_Write_Full)
8. With an empty FIFO, perform a simultaneous read and write and verify the correct behavior of the `empty` flag and does not set the `underflow`.
(Simultaneous_Read_Write_Full)
9. On reset, verify that the FIFO is cleared and all flags are in the correct initial state.
(Reset)
10. Perform random sequences of reads and writes to test the FIFO's robustness.
(Read_Write_Randomized)
11. Test flags stability when neither reading nor writing is taking place.
(Flags_Stability)


Verification Requirements Document Snippet

Verification Requirements				
Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
Only_Write	Write unique values to the FIFO while reading is disabled	constraint <code>rd_en</code> to be zero while randomizing <code>wr_en</code> to be high most of the time. Constraint <code>data_in</code> to have unique values.	Included in <code>write_seq</code> that ensures that 8 consecutive writes have taken place	Outputs are checked against reference model + <code>assert_full</code> , <code>assert_almostfull</code> & <code>assert_wr_ack</code>
Only_Read	Read the previously written values to the FIFO while writing is disabled	constraint <code>wr_en</code> to be zero while randomizing <code>rd_en</code> to be high most of the time.	Included in <code>read_seq</code> that ensures that 8 consecutive reads have taken place	Outputs are checked against reference model + <code>assert_empty</code> & <code>assert_almostempty</code>
Concurrent_Write_Read	Loop containing a sequence of writes followed by another sequence of reads	constraint <code>rd_en</code> to be zero while randomizing <code>wr_en</code> to be high most of the time while writing and vice versa	Included in <code>empty_to_not</code> and <code>full_to_not</code> that ensure that a writing sequence took place after a reading sequence and vice versa	Outputs are checked against reference model
Simultaneous_Read_Write	Read and Write simultaneously and check for the flags remaining low.	constraint <code>wr_en</code> and <code>rd_en</code> to be high simultaneously most of the time.	Included in <code>write_read_simplt</code> cross bin that covers read cross write	Outputs are checked against reference model
Write_Full	Write to a full FIFO and check for the overflow to be deasserted when <code>rd_en</code> is asserted	When the FIFO is full constraint <code>wr_en</code> to be high most of the time and <code>rd_en</code> to be low most of the time	Included in <code>write_full</code> cross coverage bin that covers write cross full	Outputs are checked against reference model + <code>assert_overflow</code>
Read_Empty	Read from an empty FIFO and check for the underflow to be deasserted when <code>rd_en</code> is asserted	When the FIFO is empty constraint <code>rd_en</code> to be high most of the time and <code>wr_en</code> to be low most of the time	Included in <code>read_empty</code> cross coverage bin that covers read cross empty	Outputs are checked against reference model + <code>assert_underflow</code>
Reset	In reset cases check for the FIFO to be cleared and empty is asserted and full is deasserted	Constraint reset to be activated more frequently while randomizing the other inputs	Included in <code>full_to_empty</code> bin that covers the transition from a full FIFO to an empty FIFO (possible only if reset is activated)	Outputs are checked against reference model + <code>assert_count_rst</code> , <code>assert_wr_ptr_rst</code> & <code>assert_rd_ptr_rst</code>
Simultaneous_Read_Write_Full	When the FIFO is full and reading and writing are taking place simultaneously, then overflow must remain low	When the FIFO is full, constraint <code>wr_en</code> and <code>rd_en</code> to be high simultaneously most of the time.	Included in <code>write_read_simplt_full</code> cross coverage between <code>write_read_simplt</code> and <code>full</code>	Outputs are checked against reference model + <code>assert_overflow</code>
Simultaneous_Read_Write_Empty	When the FIFO is empty and reading and writing are taking place simultaneously, then underflow must remain low	When the FIFO is empty, constraint <code>wr_en</code> and <code>rd_en</code> to be high simultaneously most of the time.	Included in <code>write_read_simplt_empty</code> cross coverage between <code>write_read_simplt</code> and <code>empty</code>	Outputs are checked against reference model + <code>assert_underflow</code>
Read_Write_Randomized	Perform random sequences of reads and writes to test the FIFO's robustness	Randomize inputs without constraints		Outputs are checked against reference model
Flags_Stability	When neither reading nor writing is taking place, flags must remain stable	Constraint <code>rd_en</code> and <code>wr_en</code> to be low most of the time	Included in <code>write_nor_read</code> that covers that write and read are deactivated simultaneously	Outputs are checked against reference model + <code>assert_full</code> , <code>assert_empty</code> , <code>assert_almostfull</code> , <code>assert_almostempty</code> , <code>assert_overflow</code> , <code>assert_underflow</code> , <code>assert_wr_ack</code>

Assertions Table

Assertions		
Assertion location	Feature	Assertion
FIFO_SVA	overflow should fall when a successful writing operation occurs	assert_overflow_fall: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full > (FIFOif.wr_en && FIFOif.rd_en) > ##2 (FIFOif.overflow)));
FIFO_SVA	underflow should fall when a successful reading operation occurs	assert_underflow_fall: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.empty > (FIFOif.wr_en && FIFOif.rd_en) > ##2 (FIFOif.underflow)));
FIFO_SVA	wr_ack must be zero whenever the FIFO is full	assert_wr_ack_full: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full > (!FIFOif.wr_ack)));
FIFO_SVA	almostfull and almostempty are mutually exclusive events	assert_almostf: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.almostfull > !FIFOif.almostempty));
FIFO_SVA	almostfull and almostempty are mutually exclusive events	assert_almostef: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.almostempty > !FIFOif.almostfull));
FIFO_SVA	full and empty are mutually exclusive events	assert_full_empty: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (!FIFOif.full && FIFOif.empty));
FIFO_SVA	wr_ack must be zero whenever the a write attempt is taking place to a full FIFO	assert_write_fall: assert property (@(posedge FIFOif.clk) disable iff (FIFOif.rst_n) (FIFOif.full && FIFOif.wr_en) > !FIFOif.wr_ack);
FIFO (DUT)	overflow should be asserted when a write attempt is taking place to a full FIFO	assert_overflow: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && FIFOif.full) > (FIFOif.overflow == 1));
FIFO (DUT)	underflow should be asserted when a read attempt is taking place to an empty FIFO	assert_underflow: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.rd_en && FIFOif.empty) > (FIFOif.underflow == 1));
FIFO (DUT)	wr_ack should be asserted whenever a succesfull writing operation occurs	assert_wr_ack: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && FIFOif.full) > (FIFOif.wr_ack == 1));
FIFO (DUT)	count should increment whenever a succesfull writing operation occurs and no reading operation occurs	assert_count_incr: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && !FIFOif.full && !FIFOif.rd_en) (FIFOif.wr_en && !FIFOif.full && FIFOif.rd_en && FIFOif.empty) > (count == \$past(count) + 1));
FIFO (DUT)	count should decrement whenever a succesfull reading operation occurs and no writing operation occurs	assert_count_decr: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.rd_en && !FIFOif.empty && !FIFOif.wr_en) (FIFOif.rd_en && !FIFOif.empty && FIFOif.wr_en && FIFOif.full) > (count == \$past(count) - 1));
FIFO (DUT)	count should increment whenever a succesfull writing operation occurs	assert_wr_ptr_incr: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && !FIFOif.full) > (wr_ptr == \$past(wr_ptr) + 1) (wr_ptr == 0));
FIFO (DUT)	count should decrement whenever a succesfull reading operation occurs	assert_rd_ptr_incr: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.rd_en && !FIFOif.empty) > (rd_ptr == \$past(rd_ptr) + 1) (rd_ptr == 0));
FIFO (DUT)	wr_ptr should be stable whenever wr_en is high, rd_en is low and the FIFO is full	assert_write_pointer_stable: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full && FIFOif.wr_en && !FIFOif.rd_en) > \$stable(wr_ptr));
FIFO (DUT)	rd_ptr should be stable whenever rd_en is high, wr_en is low and the FIFO is empty	assert_read_pointer_stable: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.empty && FIFOif.rd_en && !FIFOif.wr_en) > \$stable(rd_ptr));
FIFO (DUT)	count should be asynchronously reseted upon the negative edge of rst_n	assert_count_rst: assert final (count == 0);
FIFO (DUT)	wr_ptr should be asynchronously reseted upon the negative edge of rst_n	assert_wr_ptr_rst: assert final (wr_ptr == 0);
FIFO (DUT)	rd_ptr should be asynchronously reseted upon the negative edge of rst_n	assert_rd_ptr_rst: assert final (rd_ptr == 0);
FIFO (DUT)	data_out should be asynchronously reseted upon the negative edge of rst_n	assert_data_out_rst: assert final (FIFOif.data_out == 0);
FIFO (DUT)	overflow should be asynchronously reseted upon the negative edge of rst_n	assert_overflow_rst: assert final (FIFOif.overflow == 0);
FIFO (DUT)	underflow should be asynchronously reseted upon the negative edge of rst_n	assert_underflow_rst: assert final (FIFOif.underflow == 0);
FIFO (DUT)	wr_ack should be asynchronously reseted upon the negative edge of rst_n	assert_wr_ack_rst: assert final (FIFOif.wr_ack == 0);

UVM Structure



Code Snippets

FIFO_config.sv

```
1 package FIFO_config_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4
5     class FIFO_config extends uvm_object;
6         `uvm_object_utils(FIFO_config)
7
8             virtual FIFO_if FIFO_vif;
9
10            function new(string name = "FIFO_config");
11                super.new(name);
12            endfunction : new
13
14        endclass : FIFO_config
15
16    endpackage : FIFO_config_pkg
```

FIFO_seq_item.sv

```
1 package FIFO_seq_item_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4
5   parameter VALID_OP = 6;
6   typedef enum bit [2:0] {OR, XOR, ADD, MULT, SHIFT, ROTATE, INVALID_6, INVALID_7} opcode_e;
7   typedef enum {MAXPOS = 3, ZERO = 0, MAXNEG = -4} reg_e;
8
9
10  class FIFO_seq_item extends uvm_sequence_item;
11    `uvm_object_utils(FIFO_seq_item)
12
13    parameter FIFO_WIDTH = 16;
14    parameter FIFO_DEPTH = 8;
15
16    //inputs
17    rand logic [FIFO_WIDTH-1:0] data_in;
18    rand logic rst_n, wr_en, rd_en;
19
20    //outputs
21    rand logic [FIFO_WIDTH-1:0] data_out;
22    rand logic wr_ack, overflow;
23    rand logic full, empty, almostfull, almostempty, underflow;
24
25    //reference model outputs
26    rand logic [FIFO_WIDTH-1:0] data_out_ref;
27    rand logic wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
28
29    function new(string name = "FIFO_seq_item");
30      super.new(name);
31    endfunction : new
32
33    function string convert2string();
34      return $sformatf("%s rst_n = %0b%0b, wr_en = %0b%0b, rd_en = %0b%0b, data_in = %0b%0b\n
35                      , data_out = %0b%0b, wr_ack = %0b%0b, overflow = %0b%0b, full = %0b%0b\n
36                      , empty = %0x%0h, almostfull = %0x%0h, almostempty = %0x%0h, underflow = %0x%0h", super.convert2string, rst_n, wr_en, r
endfunction : convert2string

38    function string convert2string_stimulus();
39      return $sformatf("rst_n = %0b%0b, wr_en = %0b%0b, rd_en = %0b%0b, data_in = %0b%0b", rst_n, wr_en, rd_en, data_in);
40    endfunction : convert2string_stimulus
41
42    int WR_EN_ON_DIST, RD_EN_ON_DIST, RST_ON_DIST;
43
44    constraint Reset_Constraint {
45      rst_n dist {1:=(100-RST_ON_DIST), 0:=RST_ON_DIST};
46    }
47
48    constraint General_Constraints {
49      wr_en dist {1:=-WR_EN_ON_DIST, 0:=(100-WR_EN_ON_DIST)};
50      rd_en dist {1:=-RD_EN_ON_DIST, 0:=(100-RD_EN_ON_DIST)};
51      (full == 1) -> wr_en dist {1:-80, 0:-20};
52      (empty == 1) -> rd_en dist {1:-80, 0:-20};
53      unique {data_in};
54    }
55
56    constraint Simultaneous_Read_Write {
57      (wr_en && rd_en) dist {1:-80, 0:-20};
58      (full == 1) -> wr_en dist {1:-80, 0:-20};
59      (empty == 1) -> rd_en dist {1:-80, 0:-20};
60      unique {data_in};
61    }
62
63  endclass : FIFO_seq_item
64
65  endpackage : FIFO_seq_item_pkg
```

FIFO_reset_sequence.sv

```
1 package FIFO_reset_sequence_pkg;
2     import uvm_pkg::*;
3     import FIFO_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5
6     class FIFO_reset_sequence extends uvm_sequence #(FIFO_seq_item);
7         `uvm_object_utils(FIFO_reset_sequence)
8
9         FIFO_seq_item seq_item;
10
11        function new(string name = "FIFO_reset_sequence");
12            super.new(name);
13        endfunction : new
14
15        task body();
16            seq_item = FIFO_seq_item::type_id::create("seq_item");
17            seq_item.Simultaneous_Read_Write.constraint_mode(0);
18            start_item(seq_item);
19            seq_item.rst_n = 0;
20            seq_item.wr_en = 0;
21            seq_item.rd_en = 0;
22            seq_item.data_in = 0;
23            finish_item(seq_item);
24        endtask : body
25    endclass : FIFO_reset_sequence
26
27 endpackage : FIFO_reset_sequence_pkg
```

FIFO_write_sequence.sv

```
1 package FIFO_write_sequence_pkg;
2     import uvm_pkg::*;
3     import FIFO_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5
6     class FIFO_write_sequence extends uvm_sequence #(FIFO_seq_item);
7         `uvm_object_utils(FIFO_write_sequence)
8
9         FIFO_seq_item seq_item;
10
11        function new(string name = "FIFO_write_sequence");
12            super.new(name);
13        endfunction : new
14
15        task body();
16            repeat(500) begin
17                seq_item = FIFO_seq_item::type_id::create("seq_item");
18                seq_item.Simultaneous_Read_Write.constraint_mode(0);
19                seq_item.WR_EN_ON_DIST = 90; seq_item.RD_EN_ON_DIST = 10; seq_item.RST_ON_DIST = 5;
20                start_item(seq_item);
21                assert(seq_item.randomize());
22                finish_item(seq_item);
23            end
24        endtask : body
25    endclass : FIFO_write_sequence
26
27 endpackage : FIFO_write_sequence_pkg
```

FIFO_read_sequence.sv

```
1 package FIFO_read_sequence_pkg;
2 import uvm_pkg::*;
3 import FIFO_seq_item_pkg::*;
4 `include "uvm_macros.svh"
5
6 class FIFO_read_sequence extends uvm_sequence #(FIFO_seq_item);
7   `uvm_object_utils(FIFO_read_sequence)
8
9   FIFO_seq_item seq_item;
10
11   function new(string name = "FIFO_read_sequence");
12     super.new(name);
13   endfunction : new
14
15   task body();
16     repeat(500) begin
17       seq_item = FIFO_seq_item::type_id::create("seq_item");
18       seq_item.Simultaneous_Read_Write.constraint_mode(0);
19       seq_item.WR_EN_ON_DIST = 10; seq_item.RD_EN_ON_DIST = 90; seq_item.RST_ON_DIST = 5;
20       start_item(seq_item);
21       assert(seq_item.randomize());
22       finish_item(seq_item);
23     end
24   endtask : body
25 endclass : FIFO_read_sequence
26
27 endpackage : FIFO_read_sequence_pkg
```

FIFO_concurrent_sequence.sv

```
1 package FIFO_concurrent_sequence_pkg;
2 import uvm_pkg::*;
3 import FIFO_seq_item_pkg::*;
4 `include "uvm_macros.svh"
5
6 class FIFO_concurrent_sequence extends uvm_sequence #(FIFO_seq_item);
7   `uvm_object_utils(FIFO_concurrent_sequence)
8
9   FIFO_seq_item seq_item1;
10  FIFO_seq_item seq_item2;
11
12  function new(string name = "FIFO_concurrent_sequence");
13    super.new(name);
14  endfunction : new
15
16  task body();
17    repeat(100) begin
18      repeat(10) begin
19        seq_item1 = FIFO_seq_item::type_id::create("seq_item1");
20        seq_item1.Simultaneous_Read_Write.constraint_mode(0);
21        seq_item1.WR_EN_ON_DIST = 90; seq_item1.RD_EN_ON_DIST = 10; seq_item1.RST_ON_DIST = 2;
22        start_item(seq_item1);
23        assert(seq_item1.randomize());
24        finish_item(seq_item1);
25      end
26
27      repeat(10) begin
28        seq_item2 = FIFO_seq_item::type_id::create("seq_item2");
29        seq_item2.Simultaneous_Read_Write.constraint_mode(0);
30        seq_item2.WR_EN_ON_DIST = 10; seq_item2.RD_EN_ON_DIST = 90; seq_item2.RST_ON_DIST = 2;
31        start_item(seq_item2);
32        assert(seq_item2.randomize());
33        finish_item(seq_item2);
34      end
35    end
36  endtask : body
37 endclass : FIFO_concurrent_sequence
38
39 endpackage : FIFO_concurrent_sequence_pkg
```

FIFO_simult_sequence.sv

```
1 package FIFO_simult_sequence_pkg;
2     import uvm_pkg::*;
3     import FIFO_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5
6     class FIFO_simult_sequence extends uvm_sequence #(FIFO_seq_item);
7         `uvm_object_utils(FIFO_simult_sequence)
8
9         FIFO_seq_item seq_item;
10
11        function new(string name = "FIFO_simult_sequence");
12            super.new(name);
13        endfunction : new
14
15        task body();
16            repeat(500) begin
17                seq_item = FIFO_seq_item::type_id::create("seq_item");
18                seq_item.constraint_mode(0);
19                seq_item.Simultaneous_Read_Write.constraint_mode(1);
20                seq_item.WR_EN_ON_DIST = 50; seq_item.RD_EN_ON_DIST = 50; seq_item.RST_ON_DIST = 5;
21                start_item(seq_item);
22                assert(seq_item.randomize());
23                finish_item(seq_item);
24            end
25        endtask : body
26    endclass : FIFO_simult_sequence
27
28 endpackage : FIFO_simult_sequence_pkg
```

FIFO_sequencer.sv

```
1 package FIFO_sequencer_pkg;
2     import uvm_pkg::*;
3     import FIFO_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5
6     class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
7         `uvm_component_utils(FIFO_sequencer)
8
9         function new(string name = "FIFO_seq_item", uvm_component parent = null);
10            super.new(name, parent);
11        endfunction : new
12
13    endclass : FIFO_sequencer
14
15 endpackage : FIFO_sequencer_pkg
```

FIFO_driver.sv

```
1 package FIFO_driver_pkg;
2     import uvm_pkg::*;
3     import FIFO_seq_item_pkg::*;
4     `include "uvm_macros.svh"
5
6 class FIFO_driver extends uvm_driver #(FIFO_seq_item);
7     `uvm_component_utils(FIFO_driver);
8
9     virtual FIFO_if FIFO_vif;
10    FIFO_seq_item stim_seq_item;
11
12    function new(string name = "FIFO_driver", uvm_component parent = null);
13        super.new(name, parent);
14    endfunction : new
15
16    task run_phase(uvm_phase phase);
17        super.run_phase(phase);
18        forever begin
19            stim_seq_item = FIFO_seq_item::type_id::create("stim_seq_item");
20            seq_item_port.get_next_item(stim_seq_item);
21            FIFO_vif.data_in = stim_seq_item.data_in;
22            FIFO_vif.rst_n = stim_seq_item.rst_n;
23            FIFO_vif.wr_en = stim_seq_item.wr_en;
24            FIFO_vif.rd_en = stim_seq_item.rd_en;
25            @(negedge FIFO_vif.clk);
26            seq_item_port.item_done();
27            `uvm_info("run_phase", stim_seq_item.convert2string_stimulus(), UVM_HIGH)
28        end
29    endtask : run_phase
30
31 endclass : FIFO_driver
32
33 endpackage : FIFO_driver_pkg
```

FIFO_monitor.sv

```
1  package FIFO_monitor_pkg;
2      import uvm_pkg::*;
3      import FIFO_seq_item_pkg::*;
4      `include "uvm_macros.svh"
5
6  class FIFO_monitor extends uvm_monitor;
7      `uvm_component_utils(FIFO_monitor)
8      virtual FIFO_if FIFO_vif;
9      FIFO_seq_item rsp_seq_item;
10     uvm_analysis_port #(FIFO_seq_item) mon_ap;
11
12    function new(string name = "FIFO_monitor", uvm_component parent = null);
13        super.new(name, parent);
14    endfunction : new
15
16    function void build_phase(uvm_phase phase);
17        super.build_phase(phase);
18        mon_ap = new("mon_ap", this);
19    endfunction : build_phase
20
21    task run_phase(uvm_phase phase);
22        super.run_phase(phase);
23        forever begin
24            rsp_seq_item = FIFO_seq_item::type_id::create("rsp_seq_item");
25            @(negedge FIFO_vif.clk);
26            rsp_seq_item.data_in = FIFO_vif.data_in;
27            rsp_seq_item.rst_n = FIFO_vif.rst_n;
28            rsp_seq_item.wr_en = FIFO_vif.wr_en;
29            rsp_seq_item.rd_en = FIFO_vif.rd_en;
30            rsp_seq_item.data_out = FIFO_vif.data_out;
31            rsp_seq_item.wr_ack = FIFO_vif.wr_ack;
32            rsp_seq_item.overflow = FIFO_vif.overflow;
33            rsp_seq_item.full = FIFO_vif.full;
34            rsp_seq_item.empty = FIFO_vif.empty;
35            rsp_seq_item.almostfull = FIFO_vif.almostfull;
36            rsp_seq_item.almostempty = FIFO_vif.almostempty;
37            rsp_seq_item.underflow = FIFO_vif.underflow;
38            rsp_seq_item.data_out_ref = FIFO_vif.data_out_ref;
39            rsp_seq_item.wr_ack_ref = FIFO_vif.wr_ack_ref;
40            rsp_seq_item.overflow_ref = FIFO_vif.overflow_ref;
41            rsp_seq_item.full_ref = FIFO_vif.full_ref;
42            rsp_seq_item.empty_ref = FIFO_vif.empty_ref;
43            rsp_seq_item.almostfull_ref = FIFO_vif.almostfull_ref;
44            rsp_seq_item.almostempty_ref = FIFO_vif.almostempty_ref;
45            rsp_seq_item.underflow_ref = FIFO_vif.underflow_ref;
46            mon_ap.write(rsp_seq_item);
47            `uvm_info("run_phase", rsp_seq_item.convert2string(), UVM_HIGH)
48        end
49    endtask : run_phase
50  endclass : FIFO_monitor
51
52 endpackage : FIFO_monitor_pkg
```

FIFO_scoreboard.sv

```
1 package FIFO_scoreboard_pkg;
2   import uvm_pkg::*;
3   import FIFO_seq_item_pkg::*;
4   `include "uvm_macros.svh"
5
6 class FIFO_scoreboard extends uvm_scoreboard;
7   `uvm_component_utils(FIFO_scoreboard)
8   uvm_analysis_export #(FIFO_seq_item) sb_export;
9   uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
10  FIFO_seq_item sb_seq_item;
11
12  int error_count;
13  int correct_count;
14
15  function new(string name = "FIFO_scoreboard", uvm_component parent = null);
16    super.new(name, parent);
17  endfunction : new
18
19  function void build_phase(uvm_phase phase);
20    super.build_phase(phase);
21    sb_export = new("sb_export", this);
22    sb_fifo = new("sb_fifo", this);
23  endfunction : build_phase
24
25  function void connect_phase(uvm_phase phase);
26    super.connect_phase(phase);
27    sb_export.connect(sb_fifo.analysis_export);
28  endfunction : connect_phase
29
30  task run_phase(uvm_phase phase);
31    super.run_phase(phase);
32    forever begin
33      sb_fifo.get(sb_seq_item);
34
35      if (sb_seq_item.data_out == sb_seq_item.data_out_ref)
36        correct_count++;
37      else begin
38        `uvm_error("run_phase", $sformatf("Comparison failed, Transaction received by the DUT:%s
39          While the data_out_ref:0x%0h, sb_seq_item.convert2string(), sb_seq_item.data_out_ref))
40        error_count++;
41        `uvm_error("run_phase", "data_out")
42      end
43
44      if (sb_seq_item.full === sb_seq_item.full_ref)
45        correct_count++;
46      else begin
47        `uvm_error("run_phase", $sformatf("Comparison failed, Transaction received by the DUT:%s
48          While the full_ref:0x%0h, sb_seq_item.convert2string(), sb_seq_item.full_ref))
49        `uvm_error("run_phase", "full")
50        error_count++;
51      end
52
53      if (sb_seq_item.empty === sb_seq_item.empty_ref)
54        correct_count++;
55      else begin
56        `uvm_error("run_phase", $sformatf("Comparison failed, Transaction received by the DUT:%s
57          While the empty_ref:0x%0h, sb_seq_item.convert2string(), sb_seq_item.empty_ref))
58        error_count++;
59        `uvm_error("run_phase", "empty")
60      end
61
62      if (sb_seq_item.almostfull === sb_seq_item.almostfull_ref)
63        correct_count++;
64      else begin
65        `uvm_error("run_phase", $sformatf("Comparison failed, Transaction received by the DUT:%s
66          While the almostfull_ref:0x%0h, sb_seq_item.convert2string(), sb_seq_item.almostfull_ref))
67        error_count++;
68        `uvm_error("run_phase", "almostfull")
69      end
70
71      if (sb_seq_item.almostempty === sb_seq_item.almostempty_ref)
72        correct_count++;
73      else begin
74        `uvm_error("run_phase", $sformatf("Comparison failed, Transaction received by the DUT:%s
75          While the almostempty_ref:0x%0h, sb_seq_item.convert2string(), sb_seq_item.almostempty_ref))
76        error_count++;
77      end
78
79      if (sb_seq_item.overflow === sb_seq_item.overflow_ref)
80        correct_count++;
81      else begin
82        `uvm_error("run_phase", $sformatf("Comparison failed, Transaction received by the DUT:%s
83          While the overflow_ref:0x%0h, sb_seq_item.convert2string(), sb_seq_item.overflow_ref))
84        error_count++;
85      end
86
87      if (sb_seq_item.underflow === sb_seq_item.underflow_ref)
88        correct_count++;
89      else begin
90        `uvm_error("run_phase", $sformatf("Comparison failed, Transaction received by the DUT:%s
91          While the underflow_ref:0x%0h, sb_seq_item.convert2string(), sb_seq_item.underflow_ref))
92        error_count++;
93      end
94
95      if (sb_seq_item.wr_ack === sb_seq_item.wr_ack_ref)
96        correct_count++;
97      else begin
98        `uvm_error("run_phase", $sformatf("Comparison failed, Transaction received by the DUT:%s
99          While the wr_ack_ref:0x%0h, sb_seq_item.convert2string(), sb_seq_item.wr_ack_ref))
100         error_count++;
101      end
102    end
103  endtask : run_phase
104
105  function void report_phase(uvm_phase phase);
106    super.report_phase(phase);
107    `uvm_info("report_phase", $sformatf("Total successful transactions: %0d", correct_count), UVM_LOW);
108    `uvm_info("report_phase", $sformatf("Total failed transactions: %0d", error_count), UVM_LOW);
109  endfunction : report_phase
110
111 endclass : FIFO_scoreboard
112 endpackage : FIFO_scoreboard_pkg
```

FIFO_coverage.sv

```
1 package FIFO_coverage_pkg;
2 import uvm_pkg::*;
3 import FIFO_seq_item_pkg::*;
4 `include "uvm_macros.svh"
5
6 class FIFO_coverage extends uvm_component;
7   `uvm_component_utils(FIFO_coverage)
8   uvm_analysis_export #(FIFO_seq_item) cov_export;
9   uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
10  FIFO_seq_item cov_seq_item;
11
12  covergroup FIFO_cg_gp;
13    //Labeling coverpoints to be visible in the functional coverage report
14    write_cp: coverpoint cov_seq_item.wr_en {bins wr_en[] = {[0:1]};}
15    read_cp: coverpoint cov_seq_item.rd_en {bins rd_en[] = {[0:1]};}
16    full_cp: coverpoint cov_seq_item.full {bins full[] = {[0:1]};}
17    empty_cp: coverpoint cov_seq_item.empty {bins empty[] = {[0:1]};}
18    almostfull_cp: coverpoint cov_seq_item.almostfull {bins almostfull[] = {[0:1]};}
19    almostempty_cp: coverpoint cov_seq_item.almostempty {bins almostempty[] = {[0:1]};}
20    overflow_cp: coverpoint cov_seq_item.overflow {bins overflow[] = {[0:1]};}
21    underflow_cp: coverpoint cov_seq_item.underflow {bins underflow[] = {[0:1]};}
22    wr_ack_cp: coverpoint cov_seq_item.wr_ack {bins wr_ack[] = {[0:1]};}
23    not_to_empty_cp: coverpoint cov_seq_item.empty {bins not_to_empty[] = {[0:1]};}
24
25    write_seq_cp: coverpoint cov_seq_item.wr_en {bins write_seq = {(0=>1)*0->0};}
26    read_seq_cp: coverpoint cov_seq_item.rd_en {bins read_seq = {(0=>1)*0->0};}
27    empty_to_not_cp: coverpoint cov_seq_item.empty {bins empty_to_not = {(1=>0)};}
28    full_to_not_cp: coverpoint cov_seq_item.full {bins full_to_not = {(0=>1)};}
29    write_read_simplt_cp: cross write_cp, read_cp {bins write_read_simplt = {binsof(write_cp.wr_en[1]) && binsof(read_cp.rd_en[1]); option.cross_auto_bin_max = 0;}}
30    full_to_empty_cp: cross not_to_empty_cp, full_to_not_cp {bins full_to_empty = {binsof(full_to_not_cp) && binsof(not_to_empty_cp); option.cross_auto_bin_max = 0;}}
31    write_read_simplt_full_cp: cross write_cp, read_cp {bins write_read_simplt_full = {binsof(write_cp.wr_en[1]) && binsof(read_cp.rd_en[1]); option.cross_auto_bin_max = 0;}}
32    write_read_simplt_empty_cp: cross write_cp, empty_cp {bins write_read_simplt_empty = {binsof(write_cp.wr_en[1]) && binsof(empty_cp.empty[1]); option.cross_auto_bin_max = 0;}}
33    write_nor_read_cp: cross write_cp, read_cp {bins write_nor_read = {binsof(write_cp.wr_en[0]) && binsof(read_cp.rd_en[0]); option.cross_auto_bin_max = 0;}}
34
35    write_cross_states: cross write_cp, full_cp, empty_cp, almostfull_cp, almostempty_cp, overflow_cp, underflow_cp, wr_ack_cp {
36      bins write_full = {binsof(write_cp) && binsof(full_cp);}
37      bins write_empty = {binsof(write_cp) && binsof(empty_cp);}
38      bins write_almostfull = {binsof(write_cp) && binsof(almostfull_cp);}
39      bins write_almostempty = {binsof(write_cp) && binsof(almostempty_cp);}
40      bins write_overflow = {binsof(write_cp) && binsof(overflow_cp);}
41      bins write_underflow = {binsof(write_cp) && binsof(underflow_cp);}
42      bins write_wr_ack = {binsof(write_cp) && binsof(wr_ack_cp);}
43    }
44
45    read_cross_states: cross read_cp, full_cp, empty_cp, almostfull_cp, almostempty_cp, overflow_cp, underflow_cp, wr_ack_cp {
46      bins read_full = {binsof(read_cp) && binsof(full_cp);}
47      bins read_empty = {binsof(read_cp) && binsof(empty_cp);}
48      bins read_almostfull = {binsof(read_cp) && binsof(almostfull_cp);}
49      bins read_almostempty = {binsof(read_cp) && binsof(almostempty_cp);}
50      bins read_overflow = {binsof(read_cp) && binsof(overflow_cp);}
51      bins read_underflow = {binsof(read_cp) && binsof(underflow_cp);}
52      bins read_wr_ack = {binsof(read_cp) && binsof(wr_ack_cp);}
53    }
54
55  endgroup : FIFO_cg_gp
56
57  function new(string name = "FIFO_coverage", uvm_component parent = null);
58    super.new(name, parent);
59    FIFO_cg_gp = new();
60  endfunction : new
61
62  function void build_phase(uvm_phase phase);
63    super.build_phase(phase);
64    cov_export = new("cov_export", this);
65    cov_fifo = new("cov_fifo", this);
66  endfunction : build_phase
67
68  function void connect_phase(uvm_phase phase);
69    super.connect_phase(phase);
70    cov_export.connect(cov_fifo.analysis_export);
71  endfunction : connect_phase
72
73  task run_phase(uvm_phase phase);
74    super.run_phase(phase);
75    forever begin
76      cov_fifo.get(cov_seq_item);
77      if(cov_seq_item.rst_n)
78        FIFO_cg_gp.sample();
79    end
80  endtask : run_phase
81
82 endclass : FIFO_coverage
83
84 endpackage : FIFO_coverage_pkg
```

FIFO_agent.sv

```
1 package FIFO_agent_pkg;
2 import uvm_pkg::*;
3 import FIFO_sequencer_pkg::*;
4 import FIFO_driver_pkg::*;
5 import FIFO_monitor_pkg::*;
6 import FIFO_config_pkg::*;
7 import FIFO_seq_item_pkg::*;
8 `include "uvm_macros.svh"
9
10 class FIFO_agent extends uvm_agent;
11   `uvm_component_utils(FIFO_agent)
12   FIFO_sequencer sqr;
13   FIFO_driver driver;
14   FIFO_monitor monitor;
15   FIFO_config FIFO_cfg;
16   uvm_analysis_port #(FIFO_seq_item) agt_ap;
17
18   function new(string name = "FIFO_agent", uvm_component parent = null);
19     super.new(name, parent);
20   endfunction : new
21
22   function void build_phase(uvm_phase phase);
23     super.build_phase(phase);
24     if(!uvm_config_db#(FIFO_config)::get(this, "", "CFG", FIFO_cfg)) //get the cfg from the db and assign it to the cfg of the driver
25       `uvm_fatal("build_phase", "Agent - Unable to get the configuration object")
26
27     sqr = FIFO_sequencer::type_id::create("sqr", this);
28     driver = FIFO_driver::type_id::create("driver", this);
29     monitor = FIFO_monitor::type_id::create("monitor", this);
30
31     agt_ap = new("agt_ap", this);
32   endfunction : build_phase
33
34   function void connect_phase(uvm_phase phase);
35     super.connect_phase(phase);
36     driver.FIFO_vif = FIFO_cfg.FIFO_vif;
37     monitor.FIFO_vif = FIFO_cfg.FIFO_vif;
38     driver.seq_item_port.connect(sqr.seq_item_export);
39     monitor.mon_ap.connect(agt_ap);
40   endfunction : connect_phase
41
42 endclass : FIFO_agent
43
44 endpackage : FIFO_agent_pkg
```

FIFO_env.sv

```
1  package FIFO_env_pkg;
2      import uvm_pkg::*;
3      import FIFO_agent_pkg::*;
4      import FIFO_scoreboard_pkg::*;
5      import FIFO_coverage_pkg::*;
6      `include "uvm_macros.svh"
7
8  class FIFO_env extends uvm_env;
9      `uvm_component_utils(FIFO_env)
10
11     FIFO_agent agt;
12     FIFO_scoreboard sb;
13     FIFO_coverage cov;
14
15     function new(string name = "FIFO_env", uvm_component parent = null);
16         super.new(name, parent);
17     endfunction : new
18
19     function void build_phase(uvm_phase phase);
20         super.build_phase(phase);
21         agt = FIFO_agent::type_id::create("agt", this);
22         sb = FIFO_scoreboard::type_id::create("sb", this);
23         cov = FIFO_coverage::type_id::create("cov", this);
24     endfunction : build_phase
25
26     function void connect_phase(uvm_phase phase);
27         super.connect_phase(phase);
28         agt.agt_ap.connect(sb.sb_export);
29         agt.agt_ap.connect(cov.cov_export);
30     endfunction : connect_phase
31
32     endclass : FIFO_env
33
34 endpackage : FIFO_env_pkg
```

FIFO_test.sv

```
1 package FIFO_test_pkg;
2   import uvm_pkg::*;
3   import FIFO_env_pkg::*;
4   import FIFO_config_pkg::*;
5   import FIFO_reset_sequence_pkg::*;
6   import FIFO_write_sequence_pkg::*;
7   import FIFO_read_sequence_pkg::*;
8   import FIFO_concurrent_sequence_pkg::*;
9   import FIFO_simult_sequence_pkg::*;
10  `include "uvm_macros.svh"
11
12 class FIFO_test extends uvm_test;
13   `uvm_component_utils(FIFO_test)
14
15   FIFO_env env;
16   FIFO_config FIFO_cfg;
17   FIFO_reset_sequence reset_seq;
18   FIFO_write_sequence write_seq;
19   FIFO_read_sequence read_seq;
20   FIFO_concurrent_sequence concurrent_seq;
21   FIFO_simult_sequence simult_seq;
22
23   function new(string name = "FIFO_test", uvm_component parent = null);
24     super.new(name, parent);
25   endfunction : new
26
27   function void build_phase(uvm_phase phase);
28     super.build_phase(phase);
29     env = FIFO_env::type_id::create("env", this);
30     FIFO_cfg = FIFO_config::type_id::create("FIFO_cfg", this);
31     reset_seq = FIFO_reset_sequence::type_id::create("reset_seq", this);
32     write_seq = FIFO_write_sequence::type_id::create("write_seq", this);
33     read_seq = FIFO_read_sequence::type_id::create("read_seq", this);
34     concurrent_seq = FIFO_concurrent_sequence::type_id::create("concurrent_seq", this);
35     simult_seq = FIFO_simult_sequence::type_id::create("simult_seq", this);
36
37     if(!uvm_config_db#(virtual FIFO_if)::get(this, "", "FIFO_IF", FIFO_cfg.FIFO_vif)) //get the vif and assign it to the vif of the cfg
38       `uvm_fatal("build_phase", "Test - Unable to get the virtual interface of the FIFO from the uvm_config_db")
39
40     uvm_config_db#(FIFO_config)::set(this, "*", "CFG", FIFO_cfg);
41   endfunction : build_phase
42
43   task run_phase(uvm_phase phase);
44     super.run_phase(phase);
45     phase.raise_objection(this);
46     //reset sequence
47     `uvm_info("run_phase", "Reset Asserted", UVM_LOW)
48     reset_seq.start(env.agt.sqr);
49     `uvm_info("run_phase", "Reset Deasserted", UVM_LOW)
50
51     //write sequence
52     `uvm_info("run_phase", "Write Sequence Started", UVM_LOW)
53     write_seq.start(env.agt.sqr);
54     `uvm_info("run_phase", "Write Sequence Ended", UVM_LOW)
55
56     //read sequence
57     `uvm_info("run_phase", "Read Sequence Started", UVM_LOW)
58     read_seq.start(env.agt.sqr);
59     `uvm_info("run_phase", "Read Sequence Ended", UVM_LOW)
60
61     //concurrent sequence
62     `uvm_info("run_phase", "Concurrent Sequence Started", UVM_LOW)
63     concurrent_seq.start(env.agt.sqr);
64     `uvm_info("run_phase", "Concurrent Sequence Ended", UVM_LOW)
65
66     //simult sequence
67     `uvm_info("run_phase", "Simultaneous Sequence Started", UVM_LOW)
68     simult_seq.start(env.agt.sqr);
69     `uvm_info("run_phase", "Simultaneous Sequence Ended", UVM_LOW)
70     phase.drop_objection(this);
71   endtask : run_phase
72
73 endclass : FIFO_test
74
75 endpackage : FIFO_test_pkg
```

FIFO_top.sv

```
1 import uvm_pkg::*;
2 import FIFO_test_pkg::*;
3 `include "uvm_macros.svh"
4
5 module FIFO_top ();
6   bit clk;
7
8   initial begin
9     forever #1 clk = ~clk;
10  end
11
12  FIFO_if FIFOif(clk);
13  FIFO_DUT(DUT(FIFOif));
14  FIFO_ref REF(FIFOif);
15  bind FIFO FIFO_SVA FIFO_SVA_inst(FIFOif);
16
17
18  initial begin
19    uvm_config_db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", FIFOif);
20    run_test("FIFO_test");
21  end
22 endmodule : FIFO_top
```

FIFO_if.sv

```
1 interface FIFO_if #(
2     parameter FIFO_WIDTH = 16,
3     parameter FIFO_DEPTH = 8)(input bit clk);
4
5     logic [FIFO_WIDTH-1:0] data_in;
6     logic rst_n, wr_en, rd_en;
7     logic [FIFO_WIDTH-1:0] data_out;
8     logic wr_ack, overflow;
9     logic full, empty, almostfull, almostempty, underflow;
10
11    logic [FIFO_WIDTH-1:0] data_out_ref;
12    logic wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
13
14    modport DUT (
15        input data_in, clk, rst_n, wr_en, rd_en,
16        output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
17    );
18
19    modport REF (
20        input data_in, clk, rst_n, wr_en, rd_en,
21        output data_out_ref, wr_ack_ref, overflow_ref, full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref
22    );
23
24    modport SVA (
25        input data_in, clk, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow
26    );
27
28 endinterface : FIFO_if
```

FIFO_SVA.sv

```
1 module FIFO_SVA (FIFO_if.SVA FIFOif);
2
3     assert_overflow_fail: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full |> (FIFOif.wr_en && FIFOif.rd_en) |> ##2 (!FIFOif.overflow)));
4     cover_overflow_fail: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full |> (FIFOif.wr_en && FIFOif.rd_en) |> ##2 (!FIFOif.overflow)));
5
6     assert_underflow_fail: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.empty |> (FIFOif.wr_en && FIFOif.rd_en) |> ##2 (!FIFOif.underflow)));
7     cover_underflow_fail: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.empty |> (FIFOif.wr_en && FIFOif.rd_en) |> ##2 (!FIFOif.underflow)));
8
9     assert_wr_ack_full: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full |> (!FIFOif.wr_ack)));
10    cover_wr_ack_full: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full |> (!FIFOif.wr_ack)));
11
12    assert_almostfe: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.almostfull |> !FIFOif.almostempty));
13    cover_almostfe: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.almostfull |> !FIFOif.almostempty));
14
15    assert_almoststef: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.almostempty |> !FIFOif.almostfull));
16    cover_almoststef: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.almostempty |> !FIFOif.almostfull));
17
18    assert_full_empty: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (!FIFOif.full && FIFOif.empty));
19    cover_full_empty: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (!FIFOif.full && FIFOif.empty));
20
21    assert_write_full: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full && FIFOif.wr_en) |> !FIFOif.wr_ack);
22    cover_write_full: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.full && FIFOif.wr_en) |> !FIFOif.wr_ack);
23
24 endmodule : FIFO_SVA
```

FIFO_ref.sv (reference model)

```
1  module FIFO_ref(FIFO_if.REF FIFOif);
2      logic [FIFOif.FIFO_WIDTH-1:0] mem[$];
3      bit wr_ack_next, wr_ack_next1;
4
5      always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
6          if(~FIFOif.rst_n) begin
7              mem.delete();
8              FIFOif.overflow_ref <= 0;
9              FIFOif.wr_ack_ref <= 0;
10         end
11     else begin
12         if(FIFOif.wr_en) begin
13             if(FIFOif.full_ref) begin
14                 mem.push_front(FIFOif.data_in);
15                 FIFOif.wr_ack_ref <= 1;
16                 FIFOif.overflow_ref <= 0;
17             end else begin
18                 FIFOif.wr_ack_ref <= 0;
19                 FIFOif.overflow_ref <= 1;
20             end
21         end else begin
22             FIFOif.wr_ack_ref <= 0;
23             FIFOif.overflow_ref <= 0;
24         end
25     end
26 end
27
28 always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
29     if(~FIFOif.rst_n) begin
30         mem.delete();
31         FIFOif.data_out_ref <= 0;
32         FIFOif.underflow_ref <= 0;
33     end
34     else begin
35         if(FIFOif.rd_en) begin
36             if(FIFOif.empty_ref) begin
37                 FIFOif.data_out_ref <= mem.pop_back();
38                 FIFOif.underflow_ref <= 0;
39             end else begin
40                 FIFOif.underflow_ref <= 1;
41             end
42         end else
43             FIFOif.underflow_ref <= 0;
44     end
45 end
46
47 always_comb begin
48     case(mem.size())
49         0:
50             begin
51                 FIFOif.full_ref = 0;
52                 FIFOif.almostfull_ref = 0;
53                 FIFOif.empty_ref = 1;
54                 FIFOif.almostempty_ref = 0;
55             end
56         1:
57             begin
58                 FIFOif.full_ref = 0;
59                 FIFOif.almostfull_ref = 0;
60                 FIFOif.empty_ref = 0;
61                 FIFOif.almostempty_ref = 1;
62             end
63         FIFOif.FIFO_DEPTH-1:
64             begin
65                 FIFOif.full_ref = 0;
66                 FIFOif.almostfull_ref = 1;
67                 FIFOif.empty_ref = 0;
68                 FIFOif.almostempty_ref = 0;
69             end
70     FIFOif.FIFO_DEPTH:
71         begin
72             FIFOif.full_ref = 1;
73             FIFOif.almostfull_ref = 0;
74             FIFOif.empty_ref = 0;
75             FIFOif.almostempty_ref = 0;
76         end
77     default:
78         begin
79             FIFOif.full_ref = 0;
80             FIFOif.almostfull_ref = 0;
81             FIFOif.empty_ref = 0;
82             FIFOif.almostempty_ref = 0;
83         end
84     endcase // mem.size()
85 end
86
87 endmodule
```

Detected Bugs

1. Extended count bus by 1-bit to allow it to reach FIFO_DEPTH

Before:

```
22    reg [max_fifo_addr:0] count;
```

After:

```
15    reg [max_fifo_addr+1:0] count;
```

2. Added this line to deassert overflow incase of writing

Before:

```
28      else if (wr_en && count < FIFO_DEPTH) begin
29          mem[wr_ptr] <= data_in;
30          wr_ack <= 1;
31          wr_ptr <= wr_ptr + 1;
32      end
```

After:

```
21      else if (FIFOif.wr_en && count < FIFOif.FIFO_DEPTH) begin
22          mem[wr_ptr] <= FIFOif.data_in;
23          FIFOif.wr_ack <= 1;
24          wr_ptr <= wr_ptr + 1;
25          FIFOif.overflow <= 0;
26      end
```

3. Added this line to deassert underflow incase of reading

Before:

```
46      else if (rd_en && count != 0) begin
47          data_out <= mem[rd_ptr];
48          rd_ptr <= rd_ptr + 1;
49      end
```

After:

```
40      else if (FIFOif.rd_en && count != 0) begin
41          FIFOif.data_out <= mem[rd_ptr];
42          rd_ptr <= rd_ptr + 1;
43          FIFOif.underflow <= 0;
44      end
```

4. Removed this line since underflow is a sequential output not combinational

Before:

```
66      assign underflow = (empty && rd_en)? 1 : 0;
```

After:

```
73      //assign FIFOif.underflow = (FIFOif.empty && FIFOif.rd_en)? 1 : 0;
```

5. Added the sequential implementation of the underflow

Before:

```
42  always @(posedge clk or negedge rst_n) begin
43      if (!rst_n) begin
44          rd_ptr <= 0;
45      end
46      else if (rd_en && count != 0) begin
47          data_out <= mem[rd_ptr];
48          rd_ptr <= rd_ptr + 1;
49      end
50  end
```

After:

```
36  always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
37      if (!FIFOif.rst_n) begin
38          rd_ptr <= 0;
39      end
40      else if (FIFOif.rd_en && count != 0) begin
41          FIFOif.data_out <= mem[rd_ptr];
42          rd_ptr <= rd_ptr + 1;
43          FIFOif.underflow <= 0;
44      end
45      else begin
46          if (FIFOif.empty & FIFOif.rd_en)
47              FIFOif.underflow <= 1;
48          else
49              FIFOif.underflow <= 0;
50      end
51  end
```

6. Modified this line as FIFO is almostfull when count reaches FIFO_DEPTH-1

Before:

```
67  assign almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
```

After:

```
74  assign FIFOif.almostfull = (count == FIFOif.FIFO_DEPTH-1)? 1 : 0;
```

7. Added this line as data_out must asynchronously be resetted (sequential)

Before:

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        rd_ptr <= 0;
```

After:

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        FIFOif.data_out <= 0;
        rd_ptr <= 0;
        FIFOif.underflow <= 0;
```

8. Added this line as overflow must asynchronously be resetted (sequential)

Before:

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        wr_ptr <= 0;
```

After:

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        wr_ptr <= 0;
        FIFOif.overflow <= 0;
```

9. Added this line as underflow must asynchronously be resetted (sequential)

Before:

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        rd_ptr <= 0;
```

After:

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        FIFOif.data_out <= 0;
        rd_ptr <= 0;
        FIFOif.underflow <= 0;
```

10. Added this line as wr_ack must asynchronously be resetted (sequential)

Before:

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        wr_ptr <= 0;
```

After:

```
always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
    if (!FIFOif.rst_n) begin
        wr_ptr <= 0;
        FIFOif.overflow <= 0;
        FIFOif.wr_ack <= 0;
    end
```

DUT after fixing bugs and adding assertions

```
8  module FIFO(FIFO_if.DUT FIFOif);
9
10 localparam max_fifo_addr = $cLog2(FIFOif.FIFO_DEPTH);
11
12 reg [FIFOif.FIFO_WIDTH-1:0] mem [FIFOif.FIFO_DEPTH-1:0];
13
14 reg [max_fifo_addr-1:0] wr_ptr; //modified_code(1) /*to allow count to reach FIFO_DEPTH*/
15 reg [max_fifo_addr+1:0] count;
16
17 always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
18   if (!FIFOif.rst_n) begin
19     wr_ptr <= 0;
20     FIFOif.overflow <= 0; //added_code (1) /*overflow must asynchronously be resetted (sequential)*/
21     FIFOif.wr_ack <= 0; //added_code (2) /*overflow must asynchronously be resetted (sequential)*/
22   end
23   else if (FIFOif.wr_en && count < FIFOif.FIFO_DEPTH) begin
24     mem[wr_ptr] <= FIFOif.data_in;
25     FIFOif.wr_ack <= 1;
26     wr_ptr <= wr_ptr + 1;
27     FIFOif.overflow <= 0; //added_code (3) /*overflow should be deasserted in the case of writing*/
28   end
29   else begin
30     FIFOif.wr_ack <= 0;
31     if (FIFOif.full & FIFOif.wr_en)
32       FIFOif.overflow <= 1;
33     else
34       FIFOif.overflow <= 0;
35   end
36 end
37
38 always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
39   if (!FIFOif.rst_n) begin
40     FIFOif.data_out <= 0; //added_code (4) /*data_out must asynchronously be resetted (sequential)*/
41     rd_ptr <= 0; //added_code (5) /*underflow must asynchronously be resetted (sequential)*/
42   end
43   else if (FIFOif.rd_en && count != 0) begin
44     FIFOif.data_out <= mem[rd_ptr];
45     rd_ptr <= rd_ptr + 1;
46     FIFOif.underflow <= 0; //added_code (6) /*underflow should be deasserted in the case of reading*/
47   end
48   else begin
49     if (FIFOif.empty & FIFOif.rd_en) //added_code (7) begin /*added the sequential implementation of underflow*/
50       FIFOif.underflow <= 1;
51     else
52       FIFOif.underflow <= 0; //*****// //*****// //*****//
53   end //added_code (7) end
54 end
55
56 end
57
58 always @(posedge FIFOif.clk or negedge FIFOif.rst_n) begin
59   if (!FIFOif.rst_n) begin
60     count <= 0;
61   end
62   else begin
63     if ((FIFOif.wr_en, FIFOif.rd_en) == 2'b10) && !FIFOif.full)
64       count <= count + 1;
65     else if ((FIFOif.wr_en, FIFOif.rd_en) == 2'b01) && !FIFOif.empty)
66       count <= count - 1;
67     else if ((FIFOif.wr_en, FIFOif.rd_en) == 2'b11) begin //added_code (8) begin /*added the part that handles simultaneous read-write*/
68       case ({FIFOif.full, FIFOif.empty})
69         2'b01: count <= count + 1; //*****//
70         2'b10: count <= count - 1; //*****//
71       endcase //*****//
72     end //added_code (8) end
73   end
74 end
75
76 assign FIFOif.full = (count == FIFOif.FIFO_DEPTH)? 1 : 0;
77 assign FIFOif.empty = (count == 0)? 1 : 0;
78 //assign FIFOif.underflow = (FIFOif.empty & FIFOif.rd_en)? 1 : 0; //removed_code /*underflow is sequential and not combinational*/
79 assign FIFOif.almostfull = (count == FIFOif.FIFO_DEPTH-1)? 1 : 0; //modified_code (2) /*FIFO is almostfull when count reaches FIFO_DEPTH-1 not FIFO_DEPTH-2 as 0 is not included*/
80 assign FIFOif.almostempty = (count == 1)? 1 : 0;
81
82 `ifndef SIM
83
84   //Assertions
85
86   //Assertions to the combinational flags
87   always_comb begin
88     if(count == FIFOif.FIFO_DEPTH) begin
89       assert_full: assert final (FIFOif.full == 1) else $error("Mismatch: full_tb (%0d) != full_ref (1)", FIFOif.full);
90       cover_full: cover final (FIFOif.full == 1);
91     end
92
93     if(count == 0) begin
94       assert_empty: assert final (FIFOif.empty == 1) else $error("Mismatch: empty_tb (%0d) != empty_ref (1)", FIFOif.empty);
95       cover_empty: cover final (FIFOif.empty == 1);
96     end
97
98     if(count == FIFOif.FIFO_DEPTH-1) begin
99       assert_almostfull: assert final (FIFOif.almostfull == 1) else $error("Mismatch: almostfull_tb (%0d) != almostfull_ref (1)", FIFOif.almostfull);
100      cover_almostfull: cover final (FIFOif.almostfull == 1);
101    end
102
103    if(count == 1) begin
104      assert_almostempty: assert final (FIFOif.almostempty == 1) else $error("Mismatch: almostempty_tb (%0d) != almostempty_ref (1)", FIFOif.almostempty);
105      cover_almostempty: cover final (FIFOif.almostempty == 1);
106    end
107
108   //Assertions to the sequential flags
109   assert_overflow: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && FIFOif.full) |> (FIFOif.overflow == 1));
110   cover_overflow: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && FIFOif.full) |> (FIFOif.overflow == 1));
111
112   assert_underflow: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.rd_en && FIFOif.empty) |> (FIFOif.underflow == 1));
113   cover_underflow: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.rd_en && FIFOif.empty) |> (FIFOif.underflow == 1));
114
115   assert_wr_ack: assert property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && !FIFOif.full) |> (FIFOif.wr_ack == 1));
116   cover_wr_ack: cover property (@(posedge FIFOif.clk) disable iff (!FIFOif.rst_n) (FIFOif.wr_en && !FIFOif.full) |> (FIFOif.wr_ack == 1));
117
118   property count_plus;
119     @(posedge FIFOif.clk)
120     disable iff (!FIFOif.rst_n)
121       (FIFOif.wr_en && !FIFOif.full && !FIFOif.rd_en) || (FIFOif.wr_en && !FIFOif.full && FIFOif.rd_en && FIFOif.empty) |> (count == $past(count) + 1);
122   endproperty
123
124   property count_minus;
125     @(posedge FIFOif.clk)
126     disable iff (!FIFOif.rst_n)
127       (FIFOif.rd_en && !FIFOif.empty && !FIFOif.wr_en) || (FIFOif.rd_en && !FIFOif.empty && FIFOif.wr_en && FIFOif.full) |> (count == $past(count) - 1);
128   endproperty
129
130   property wr_ptr_plus;
131     @(posedge FIFOif.clk)
132     disable iff (!FIFOif.rst_n)
133       (FIFOif.wr_en && !FIFOif.full) |> (wr_ptr == $past(wr_ptr) + 1) || (wr_ptr == 0);
134   endproperty
135
136   property rd_ptr_plus;
137     @(posedge FIFOif.clk)
138     disable iff (!FIFOif.rst_n)
139       (FIFOif.rd_en && !FIFOif.empty) |> (rd_ptr == $past(rd_ptr) + 1) || (rd_ptr == 0);
140   endproperty
141
```

```

142
143     property write_pointer_stable;
144         @(posedge FIFOif.clk)
145             disable iff(!FIFOif.rst_n)
146                 FIFOif.full && FIFOif.wr_en && !FIFOif.rd_en |> $stable($wr_ptr);
147     endproperty
148
149     property read_pointer_stable;
150         @(posedge FIFOif.clk)
151             disable iff(!FIFOif.rst_n)
152                 FIFOif.empty && FIFOif.rd_en && !FIFOif.wr_en |> $stable($rd_ptr);
153     endproperty
154
155     //Assertions to the counters
156     assert_count_incr: assert property (count_plus);
157     cover_count_incr: cover property (count_plus);
158
159     assert_count_decr: assert property (count_minus);
160     cover_count_decr: cover property (count_minus);
161
162     assert_wr_ptr_incr: assert property ($wr_ptr_plus);
163     cover_wr_ptr_incr: cover property ($wr_ptr_plus);
164
165     assert_rd_ptr_incr: assert property ($rd_ptr_plus);
166     cover_rd_ptr_incr: cover property ($rd_ptr_plus);
167
168     assert_write_pointer_stable: assert property (write_pointer_stable);
169     cover_write_pointer_stable: cover property (write_pointer_stable);
170
171     assert_read_pointer_stable: assert property (read_pointer_stable);
172     cover_read_pointer_stable: cover property (read_pointer_stable);
173
174     always_comb begin
175         if(~FIFOif.rst_n) begin
176             assert_count_rst: assert final (count == 0);
177             cover_count_rst: cover final (count == 0);
178
179             assert_wr_ptr_rst: assert final ($wr_ptr == 0);
180             cover_wr_ptr_rst: cover final ($wr_ptr == 0);
181
182             assert_rd_ptr_rst: assert final ($rd_ptr == 0);
183             cover_rd_ptr_rst: cover final ($rd_ptr == 0);
184
185             assert_data_out_rst: assert final (FIFOif.data_out == 0);
186             cover_data_out_rst: cover final (FIFOif.data_out == 0);
187
188             assert_overflow_rst: assert final (FIFOif.overflow == 0);
189             cover_overflow_rst: cover final (FIFOif.overflow == 0);
190
191             assert_underflow_rst: assert final (FIFOif.underflow == 0);
192             cover_underflow_rst: cover final (FIFOif.underflow == 0);
193
194             assert_wr_ack_rst: assert final (FIFOif.wr_ack == 0);
195             cover_wr_ack_rst: cover final (FIFOif.wr_ack == 0);
196         end
197     end
198
199 `endif
200 endmodule

```

QuestaSim Snippets

Wave colour guidelines

1. Cyan for the DUT outputs
2. Gold for the reference outputs
3. Red for the clock
4. Green for the inputs
5. Blue for the internal signals and assertions

Snippets

Transcript



```

# UVM_INFO FIFO_test.sv(47) @ 0: uvm_test_top [run_phase] Reset Asserted
*****
* Questa UVM Transaction Recording Turned ON.
* recording_detail has been set.
* To turn off, set 'recording_detail' to off:
*   uvm_config_db#(int)::set(null, "", "recording_detail", 0);
*   uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0);
*****
# UVM_INFO FIFO_test.sv(49) @ 2: uvm_test_top [run_phase] Reset Deasserted
# UVM_INFO FIFO_test.sv(52) @ 2: uvm_test_top [run_phase] Write Sequence Started
# UVM_INFO FIFO_test.sv(54) @ 2002: uvm_test_top [run_phase] Write Sequence Ended
# UVM_INFO FIFO_test.sv(56) @ 1002: uvm_test_top [run_phase] Read Sequence Started
# UVM_INFO FIFO_test.sv(58) @ 2002: uvm_test_top [run_phase] Read Sequence Ended
# UVM_INFO FIFO_test.sv(62) @ 2002: uvm_test_top [run_phase] Concurrent Sequence Started
# UVM_INFO FIFO_test.sv(64) @ 6002: uvm_test_top [run_phase] Concurrent Sequence Ended
# UVM_INFO FIFO_test.sv(67) @ 6002: uvm_test_top [run_phase] Simultaneous Sequence Started
# UVM_INFO FIFO_test.sv(69) @ 7002: uvm_test_top [run_phase] Simultaneous Sequence Ended
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 7002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO FIFO_scoreboard.sv(107) @ 7002: uvm_test_top.env.svh [report_phase] Total successful transactions: 28008
# UVM_INFO FIFO_scoreboard.sv(108) @ 7002: uvm_test_top.env.svh [report_phase] Total failed transactions: 0
#
--- UVM Report Summary ---
**
** Report counts by severity
# UVM_INFO : 16
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 2
# [run_phase] 10
** Note: $finish : C:/questasim4_2021.1/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 7002 ns Iteration: 61 Instance: /FIFO_top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim4_2021.1/win64/..//verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430


```


Waveform

Write Sequence





Read Sequence







Concurrent Write Read Sequence





Simultaneous Write Read Sequence



Covergroups

Name	Class Type	Coverage	Goal	% of Goal	Status	Included	Merge_instances	Get_inst_coverage	Comment
- FIFO_coverage_p...		100.00%							
- TYPE_FIFO_cv...		100.00%	100	100.00...		✓			auto(0)
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CVP FIFO_...		100.00%	100	100.00...		✓			
- CROSS FIFO...		100.00%	100	100.00...		✓			
- CROSS FIFO...		100.00%	100	100.00...		✓			
- CROSS FIFO...		100.00%	100	100.00...		✓			
- CROSS FIFO...		100.00%	100	100.00...		✓			
- CROSS FIFO...		100.00%	100	100.00...		✓			
- CROSS FIFO...		100.00%	100	100.00...		✓			
- CROSS FIFO...		100.00%	100	100.00...		✓			
- INST V/FIF...		100.00%	100	100.00...		✓			0

Assertions

Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Included
uvm_pkg:uvm_reg_map::do_write@#ublk#215181159#1731/mmmed_1735	Immediate	SVA	on	0	0	-	-	-	-	0	off	assert (\$cast(eq,0))	✗
uvm_pkg:uvm_reg_map::do_read@#ublk#215181159#1771/mmmed_1775	Immediate	SVA	on	0	0	-	-	-	-	0	off	assert (\$cast(eq,0))	✗
/\$FIFO_simult_sequence_pk:@FIFO_simult_sequence::body@#ublk#25906274#19...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (randomize(...))	✓
/\$FIFO_concurrent_sequence_pk:@FIFO_concurrent_sequence::body@#ublk#19...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (randomize(...))	✓
/\$FIFO_concurrent_sequence_pk:@FIFO_concurrent_sequence::body@#ublk#19...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (randomize(...))	✓
/\$FIFO_read_sequence_pk:@FIFO_read_sequence::body@#ublk#1245164874...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (randomize(...))	✓
/\$FIFO_write_sequence_pk:@FIFO_write_sequence::body@#ublk#78004439#16...	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (randomize(...))	✓
/\$FIFO_top/DUT/assert_full	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (\$FIFOif.full)	✓
/\$FIFO_top/DUT/assert_empty	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (\$FIFOif.empty)	✓
/\$FIFO_top/DUT/assert_almostfull	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (\$FIFOif.almostfull)	✓
/\$FIFO_top/DUT/assert_almostempty	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (\$FIFOif.almostempty)	✓
/\$FIFO_top/DUT/assert_overflow	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_underflow	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_wr_ack	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_count_incr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_count_decr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_wr_ptr_incr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_r0_ptr_incr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_r1_ptr_incr	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_write_pointer_stable	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_read_pointer_stable	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/assert_count_st	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (count==0)	✓
/\$FIFO_top/DUT/assert_wr_ptr_st	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (wr_ptr==0)	✓
/\$FIFO_top/DUT/assert_r0_ptr_st	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (r0_ptr==0)	✓
/\$FIFO_top/DUT/assert_data_out_st	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (FIFOdata.data_out==0)	✓
/\$FIFO_top/DUT/assert_overflow_st	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (>FIFOif.overflow)	✓
/\$FIFO_top/DUT/assert_underflow_st	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (>FIFOif.underflow)	✓
/\$FIFO_top/DUT/assert_wr_ack_st	Immediate	SVA	on	0	1	-	-	-	-	0	off	assert (>FIFOif.wr_ack)	✓
/\$FIFO_top/DUT/FIFO_SVA/mstassert_overflow_fail	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/FIFO_SVA/mstassert_underflow_fail	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/FIFO_SVA/mstassert_vr_ack_full	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/FIFO_SVA/mstassert_vr_ack_mosfte	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/FIFO_SVA/mstassert_vr_almostst	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/FIFO_SVA/mstassert_full_empty	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓
/\$FIFO_top/DUT/FIFO_SVA/mstassert_write_full	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert (@(posedge FIFOif.clk) disa...	✓

Cover Directives

Cover Directives														
Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included	Memory	Peak Memory	Peak Memory Time	Cumulative Threads
✓ /FIFO_top/DUT/cover_full	SVA	✓	Off	102	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_empty	SVA	✓	Off	212	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_almostfull	SVA	✓	Off	187	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_almostempty	SVA	✓	Off	291	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_overflow	SVA	✓	Off	284	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_underflow	SVA	✓	Off	594	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_wr_ack	SVA	✓	Off	1135	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_count_incr	SVA	✓	Off	962	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_count_decr	SVA	✓	Off	676	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_wr_ptr_incr	SVA	✓	Off	1135	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_rd_ptr_incr	SVA	✓	Off	849	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_write_pointer_stable	SVA	✓	Off	247	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_read_pointer_stable	SVA	✓	Off	517	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_count_rst	SVA	✓	Off	123	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_wr_ptr_rst	SVA	✓	Off	123	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_rd_ptr_rst	SVA	✓	Off	123	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_data_out_rst	SVA	✓	Off	123	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_overflow_rst	SVA	✓	Off	123	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_underflow_rst	SVA	✓	Off	123	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/cover_wr_ack_rst	SVA	✓	Off	123	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/FIFO_SVA_inst/cover_overflow_...	SVA	✓	Off	32	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/FIFO_SVA_inst/cover_underflow...	SVA	✓	Off	72	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/FIFO_SVA_inst/cover_wr_ack_fu...	SVA	✓	Off	370	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/FIFO_SVA_inst/cover_almostste...	SVA	✓	Off	204	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/FIFO_SVA_inst/cover_almostfes...	SVA	✓	Off	333	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/FIFO_SVA_inst/cover_full_empty	SVA	✓	Off	2944	1	Unl...	1	100%		✓	0	0	0 ns	0
✓ /FIFO_top/DUT/FIFO_SVA_inst/cover_write_full	SVA	✓	Off	284	1	Unl...	1	100%		✓	0	0	0 ns	0

Coverage Reports

Code Coverage Report

Note: Conditional Coverage didn't reach 100% as the two conditions (`!FIFOif.full && FIFOif.wr_en`) and (`!FIFOif.empty && FIFOif.rd_en`) would never happen if else was entered; because in case one of them happened else statement wouldn't be entered. As a result, Total Coverage By Instance dropped to 96.51%.

```
186 Condition Coverage:  
187     Enabled Coverage      Bins   Covered    Misses  Coverage  
188     -----  
189     Conditions           24      22        2       91.66%  
190  
191 =====Condition Details=====  
192  
193 Condition Coverage for instance /\FIFO_top#DUT --  
194  
195     File FIFO.sv  
196     -----Focused Condition View-----  
197 Line    21 Item   1 (FIFOif.wr_en && (count < FIFOif.FIFO_DEPTH))  
198 Condition totals: 2 of 2 input terms covered = 100.00%  
199  
200             Input Term  Covered  Reason for no coverage  Hint  
201             -----  
202             FIFOif.wr_en    Y  
203 (count < FIFOif.FIFO_DEPTH)    Y  
204  
205     Rows:      Hits  FEC Target          Non-masking condition(s)  
206     -----  
207 Row 1:      1  FIFOif.wr_en_0          -  
208 Row 2:      1  FIFOif.wr_en_1          (count < FIFOif.FIFO_DEPTH)  
209 Row 3:      1  (count < FIFOif.FIFO_DEPTH)_0  FIFOif.wr_en  
210 Row 4:      1  (count < FIFOif.FIFO_DEPTH)_1  FIFOif.wr_en  
211  
212 -----Focused Condition View-----  
213 Line    29 Item   1 (FIFOif.full & FIFOif.wr_en)  
214 Condition totals: 1 of 2 input terms covered = 50.00%  
215  
216     Input Term  Covered  Reason for no coverage  Hint  
217     -----  
218 FIFOif.full      N  '_0' not hit          Hit '_0'  
219 FIFOif.wr_en    Y  
220  
221     Rows:      Hits  FEC Target          Non-masking condition(s)  
222     -----  
223 Row 1: ***0*** FIFOif.full_0  FIFOif.wr_en  
224 Row 2:      1  FIFOif.full_1  FIFOif.wr_en  
225 Row 3:      1  FIFOif.wr_en_0  FIFOif.full  
226 Row 4:      1  FIFOif.wr_en_1  FIFOif.full  
227  
228 -----Focused Condition View-----  
229 Line    40 Item   1 (FIFOif.rd_en && (count != 0))  
230 Condition totals: 2 of 2 input terms covered = 100.00%  
231  
232     Input Term  Covered  Reason for no coverage  Hint  
233     -----  
234 FIFOif.rd_en    Y  
235 (count != 0)    Y  
236  
237     Rows:      Hits  FEC Target          Non-masking condition(s)  
238     -----  
239 Row 1:      1  FIFOif.rd_en_0          -  
240 Row 2:      1  FIFOif.rd_en_1          (count != 0)  
241 Row 3:      1  (count != 0)_0  FIFOif.rd_en  
242 Row 4:      1  (count != 0)_1  FIFOif.rd_en  
243  
244 -----Focused Condition View-----  
245 Line    46 Item   1 (FIFOif.empty & FIFOif.rd_en)  
246 Condition totals: 1 of 2 input terms covered = 50.00%  
247  
248     Input Term  Covered  Reason for no coverage  Hint  
249     -----  
250 FIFOif.empty    N  '_0' not hit          Hit '_0'  
251 FIFOif.rd_en   Y  
252  
253     Rows:      Hits  FEC Target          Non-masking condition(s)  
254     -----  
255 Row 1: ***0*** FIFOif.empty_0  FIFOif.rd_en  
256 Row 2:      1  FIFOif.empty_1  FIFOif.rd_en  
257 Row 3:      1  FIFOif.rd_en_0  FIFOif.empty  
258 Row 4:      1  FIFOif.rd_en_1  FIFOif.empty
```

```
21 else if (FIFOif.wr_en && count < FIFOif.FIFO_DEPTH) begin  
22     mem[wr_ptr] <= FIFOif.data_in;  
23     FIFOif.wr_ack <= 1;  
24     wr_ptr <= wr_ptr + 1;  
25     FIFOif.overflow <= 0;  
26 end  
27 else begin  
28     FIFOif.wr_ack <= 0;  
29     if (FIFOif.full & FIFOif.wr_en)  ←  
30         FIFOif.overflow <= 1;  
31     else  
32         FIFOif.overflow <= 0;  
33 end
```

```
40  
41 else if (FIFOif.rd_en && count != 0) begin  
42     FIFOif.data_out <= mem[rd_ptr];  
43     rd_ptr <= rd_ptr + 1;  
44     FIFOif.underflow <= 0;  
45 end  
46 else begin  
47     if (FIFOif.empty & FIFOif.rd_en)  ←  
48         FIFOif.underflow <= 1;  
49     else  
50         FIFOif.underflow <= 0;
```

Note: Toggle coverage didn't reach 100% as count is 4-bits while it resets to zero when reaching 8

```
680    Toggle Coverage:  
681        Enabled Coverage  
682        -----  
683        Toggles  
684                22      20      2  90.90%  
685    =====Toggle Details=====  
686  
687    Toggle Coverage for instance /\FIFO_top#DUT --  
688  
689  
690  
691        Node      1H->0L      0L->1H  "Coverage"  
692        -----  
693        count[4]      0      0  0.00  
694        count[3-0]     1      1 100.00  
695        rd_ptr[2-0]    1      1 100.00  
696        wr_ptr[2-0]    1      1 100.00  
697  
698    Total Node Count = 11  
699    Toggled Node Count = 10  
700    Untoggled Node Count = 1  
701  
702    Toggle Coverage = 90.90% (20 of 22 bins)
```

Functional Coverage Report

```
412    missing/total bins:          0      1      -  
413    % Hit:                    100.00% 100      -  
414    bin empty_to_not           349      1      -  Covered  
415    Coverpoint full_to_not_cp 100.00% 100      -  Covered  
416    covered/total bins:       1      1      -  
417    missing/total bins:        0      1      -  
418    % Hit:                    100.00% 100      -  
419    bin full_to_not           91      1      -  Covered  
420    Cross write_read_simlt_cp 100.00% 100      -  Covered  
421    covered/total bins:       1      1      -  
422    missing/total bins:        0      1      -  
423    % Hit:                    100.00% 100      -  
424    Auto, Default and User Defined Bins:  
425    bin write_read_simlt      4001      1      -  Covered  
426    Cross full_to_empty_cp   100.00% 100      -  Covered  
427    covered/total bins:       1      1      -  
428    missing/total bins:        0      1      -  
429    % Hit:                    100.00% 100      -  
430    Auto, Default and User Defined Bins:  
431    bin full_to_empty         17      1      -  Covered  
432    Cross write_read_simlt_full_cp 100.00% 100      -  Covered  
433    covered/total bins:       1      1      -  
434    missing/total bins:        0      1      -  
435    % Hit:                    100.00% 100      -  
436    Auto, Default and User Defined Bins:  
437    bin write_read_simlt_full 4001      1      -  Covered  
438    Cross write_read_simlt_empty_cp 100.00% 100      -  Covered  
439    covered/total bins:       1      1      -  
440    missing/total bins:        0      1      -  
441    % Hit:                    100.00% 100      -  
442    Auto, Default and User Defined Bins:  
443    bin write_read_simlt_empty 4001      1      -  Covered  
444    Cross write_nor_read_cp   100.00% 100      -  Covered  
445    covered/total bins:       1      1      -  
446    missing/total bins:        0      1      -  
447    % Hit:                    100.00% 100      -  
448    Auto, Default and User Defined Bins:  
449    bin write_read_simlt      4001      1      -  Covered  
450    Cross write_cross_states 100.00% 100      -  Covered  
451    covered/total bins:       7      7      -  
452    missing/total bins:        0      7      -  
453    % Hit:                    100.00% 100      -  
454    Auto, Default and User Defined Bins:  
455    bin write_full            4001      1      -  Covered  
456    bin write_empty           4001      1      -  Covered  
457    bin write_almostfull     4001      1      -  Covered  
458    bin write_almostempty    4001      1      -  Covered  
459    bin write_overflow       4001      1      -  Covered  
460    bin write_underflow      4001      1      -  Covered  
461    bin write_wr_ack         4001      1      -  Covered  
462    Cross read_cross_states 100.00% 100      -  Covered  
463    covered/total bins:       7      7      -  
464    missing/total bins:        0      7      -  
465    % Hit:                    100.00% 100      -  
466    Auto, Default and User Defined Bins:  
467    bin read_full             4001      1      -  Covered  
468    bin read_empty            4001      1      -  Covered  
469    bin read_almostfull      4001      1      -  Covered  
470    bin read_almostempty     4001      1      -  Covered  
471    bin read_overflow        4001      1      -  Covered  
472    bin read_underflow       4001      1      -  Covered  
473    bin read_wr_ack          4001      1      -  Covered  
474  
TOTAL COVERAGE GROUP: 100.00% COVERAGE TYPES: 1  
476  
477 Total Coverage By Instance (filtered view): 100.00%
```

Sequential Domain Coverage Report

```

512          Auto, Default and User Defined Bins:
513              bin write_full                                2944      1      -  Covered
514              bin write_empty                               2944      1      -  Covered
515              bin write_almostfull                         2944      1      -  Covered
516              bin write_almostempty                        2944      1      -  Covered
517              bin write_overflow                           2944      1      -  Covered
518              bin write_underflow                          2944      1      -  Covered
519              bin write_wr_ack                            2944      1      -  Covered
520          Cross read_cross_states                     100.00%   100      -  Covered
521          covered/total bins:                         7          7      - 
522          missing/total bins:                          0          7      - 
523          % Hit:                                    100.00%   100      - 
524          Auto, Default and User Defined Bins:
525              bin read_full                                2944      1      -  Covered
526              bin read_empty                               2944      1      -  Covered
527              bin read_almostfull                         2944      1      -  Covered
528              bin read_almostempty                        2944      1      -  Covered
529              bin read_overflow                           2944      1      -  Covered
530              bin read_underflow                          2944      1      -  Covered
531              bin read_wr_ack                            2944      1      -  Covered
532
533 TOTAL COVERGROUP COVERAGE: 100.00% COVERGROUP TYPES: 1
534
535 DIRECTIVE COVERAGE:
536
537          Name           Design Unit  Design UnitType Lang File(Line) Hits Status
538
539
540 /FIFO_top/DUT/cover_full        FIFO  Verilog SVA  FIFO.sv(89)    102 Covered
541 /FIFO_top/DUT/cover_empty      FIFO  Verilog SVA  FIFO.sv(94)    212 Covered
542 /FIFO_top/DUT/cover_almostfull FIFO  Verilog SVA  FIFO.sv(99)    187 Covered
543 /FIFO_top/DUT/cover_almostempty FIFO  Verilog SVA  FIFO.sv(104)   291 Covered
544 /FIFO_top/DUT/cover_overflow  FIFO  Verilog SVA  FIFO.sv(111)   284 Covered
545 /FIFO_top/DUT/cover_underflow  FIFO  Verilog SVA  FIFO.sv(114)   594 Covered
546 /FIFO_top/DUT/cover_wr_ack    FIFO  Verilog SVA  FIFO.sv(117)   1135 Covered
547 /FIFO_top/DUT/cover_count_incr FIFO  Verilog SVA  FIFO.sv(155)   962 Covered
548 /FIFO_top/DUT/cover_count_decr FIFO  Verilog SVA  FIFO.sv(158)   676 Covered
549 /FIFO_top/DUT/cover_wr_ptr_incr FIFO  Verilog SVA  FIFO.sv(161)   1135 Covered
550 /FIFO_top/DUT/cover_rd_ptr_incr FIFO  Verilog SVA  FIFO.sv(164)   849 Covered
551 /FIFO_top/DUT/cover_write_pointer_stable FIFO  Verilog SVA  FIFO.sv(167)   247 Covered
552 /FIFO_top/DUT/cover_read_pointer_stable FIFO  Verilog SVA  FIFO.sv(170)   517 Covered
553 /FIFO_top/DUT/cover_count_RST  FIFO  Verilog SVA  FIFO.sv(175)   123 Covered
554 /FIFO_top/DUT/cover_wr_ptr_RST FIFO  Verilog SVA  FIFO.sv(178)   123 Covered
555 /FIFO_top/DUT/cover_rd_ptr_RST FIFO  Verilog SVA  FIFO.sv(181)   123 Covered
556 /FIFO_top/DUT/FIFO_SVA_inst/cover_overflow_fall
557                                     FIFO_SVA Verilog  SVA  FIFO_SVA.sv(4)    32 Covered
558 /FIFO_top/DUT/FIFO_SVA_inst/cover_underflow_fall
559                                     FIFO_SVA Verilog  SVA  FIFO_SVA.sv(7)    72 Covered
560 /FIFO_top/DUT/FIFO_SVA_inst/cover_wr_ack_full
561                                     FIFO_SVA Verilog  SVA  FIFO_SVA.sv(10)   370 Covered
562 /FIFO_top/DUT/FIFO_SVA_inst/cover_almosttfe
563                                     FIFO_SVA Verilog  SVA  FIFO_SVA.sv(13)   204 Covered
564 /FIFO_top/DUT/FIFO_SVA_inst/cover_almosttfe
565                                     FIFO_SVA Verilog  SVA  FIFO_SVA.sv(16)   333 Covered
566 /FIFO_top/DUT/FIFO_SVA_inst/cover_full_empty
567                                     FIFO_SVA Verilog  SVA  FIFO_SVA.sv(19)  2944 Covered
568 /FIFO_top/DUT/FIFO_SVA_inst/cover_write_full
569                                     FIFO_SVA Verilog  SVA  FIFO_SVA.sv(22)   284 Covered
570
571 TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 23
572
573 Total Coverage By Instance (filtered view): 100.00%

```