**Project (1): "DSP48A1"** 

**Team Name: Silicon Maestro** 

**Team Member(solo): Amr Ayman Mohamed Abdo** 

## 1. RTL Code

```
X DSP48A1.v
module DSP48A1 #(
parameter A0REG = 0,
parameter A1REG = 1,
parameter B0REG = 0,
              parameter AIREG = 1,
parameter BOREG = 0,
parameter BOREG = 1,
parameter CREG = 1,
parameter DREG = 1,
parameter MREG = 1,
parameter MREG = 1,
parameter PREG = 1,
parameter CARRYINREG = 1,
parameter CARRYOUTREG = 1,
parameter CARRYOUTREG = 1,
parameter CARRYINSEL = "OPMODES",
parameter B INPUT = "OIRECT",
parameter RSTTYPE = "SYNC"
)(
input [17:0] A, B, D,
input [47:0] C,
input [17:0] OPMODE,
input [17:0] DEIN,
input [47:0] PCIN,
input [47:0] PCIN,
input CLK, CARRYIN,
input CLK, CARRYIN,
input CEA, CEB, CEC, CECARRYIN, RSTD, RSTM, RSTOPMODE, RSTP,
input CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP,
output [47:0] PCOUT, P,
output [47:0] PCOUT, P,
output CARRYOUT,
output CARRYOUT,
output CARRYOUT,
output CARRYOUT,
output CARRYOUTF
);
wire [17:0] A0 peg, B0 peg, D peg, A1 peg, B1 peg;
                   wire [17:0] A0_reg, B0_reg, D_reg, A1_reg, B1_reg;
wire [47:0] C_reg;
wire [35:0] M_reg;
wire [7:0] OPMODE_reg;
wire [17:0] BINPUT;
wire [35:0] M_mult;
wire [37:0] M_mult;
wire [47:0] X_72;
wire [47:0] X_POST_Z;
wire [47:0] X_POST_Z;
wire [47:0] M_to_mux;
wire [47:0] M_to_mux;
wire [47:0] M_to_mux;
wire [47:0] DAB_concat;
genvar i;
                    assign BINPUT = (B_INPUT == "DIRECT")? B : (B_INPUT == "CASCADE")? BCIN : 0;
assign CARRYIN_mux = (CARRYINSEL == "OPMODES")? OPMODE_reg[5] : (CARRYINSEL == "CARRYIN")? CARRYIN : 0;
assign Pre_AS = (OPMODE_reg[6])? D_reg = B0_reg : D_reg + B0_reg;
assign Bl_mux = (OPMODE_reg[4])? Pre_AS : B0_reg;
assign Bl_mux = (OPMODE_reg[4])? Pre_AS : B0_reg;
assign M_to_mux = {12'b0, M_reg};
assign DAB_concat = {D[11:0], A1_reg, B1_reg};
assign DAB_concat = {D[11:0], A1_reg, B1_reg};
assign X = (OPMODE_reg[3:0] == 0)? 0 : (OPMODE_reg[1:0] == 1)? M_to_mux : (OPMODE_reg[1:0] == 2)? P : {D[11:0], A1_reg, B1_reg};
assign Z = (OPMODE_reg[3:2] == 0)? 0 : (OPMODE_reg[3:2] == 1)? PCIN : (OPMODE_reg[3:2] == 2)? P : C_reg;
assign {COUT, X_POST_Z} = (OPMODE_reg[7])? Z-(X+CIN) : Z+X+CIN;
assign BCOUT = B1_reg;
assign BCOUT = B1_reg;
                    generate
  for (i = 0; i < 36; i = i + 1)
   begin : buffer
    buf mbuf(M[i], M_reg[i]);</pre>
```

```
registered #(.REG(A0REG),
             .INWIDTH(18),
.RSTTYPE(RSTTYPE)) A0_REG
             (.ce(CEA), .rst(RSTA), .clk(CLK), .in(A), .out(A0_reg));
registered #(.REG(B0REG),
              .RSTTYPE(RSTTYPE)) B0_REG
             (.ce(CEB), .rst(RSTB), .clk(CLK), .in(BINPUT), .out(B0_reg));
registered #(.REG(CREG),
              .INWIDTH(48)
             .RSTTYPE(RSTTYPE)) C_REG
(.ce(CEC), .rst(RSTC), .clk(CLK), .in(C), .out(C_reg));
registered #(.REG(DREG),
.INWIDTH(18),
             .RSTTYPE(RSTTYPE)) D_REG
(.ce(CED), .rst(RSTD), .clk(CLK), .in(D), .out(D_reg));
registered #(.REG(MREG),
             .INWIDTH(36)
             .RSTTYPE(RSTTYPE)) M_REG
             (.ce(CEM), .rst(RSTM), .clk(CLK), .in(M_mult), .out(M_reg));
registered #(.REG(OPMODEREG),
             .INWIDTH(8),
.RSTTYPE(RSTTYPE)) OPMODE_REG
             (.ce(CEOPMODE), .rst(RSTOPMODE), .clk(CLK), .in(OPMODE), .out(OPMODE_reg));
registered #(.REG(PREG),
             .INWIDTH(48),
.RSTTYPE(RSTTYPE)) P_REG
             (.ce(CEP), .rst(RSTP), .clk(CLK), .in(X_POST_Z), .out(P));
registered #(.REG(A1REG),
              .RSTTYPE(RSTTYPE)) A1_REG
             (.ce(CEA), .rst(RSTA), .clk(CLK), .in(A0_reg), .out(A1_reg));
registered #(.REG(B1REG),
             .INWIDTH(18),
.RSTTYPE(RSTTYPE)) B1_REG
             (.ce(CEB), .rst(RSTB), .clk(CLK), .in(B1_mux), .out(B1_reg));
registered #(.REG(CARRYINREG),
             .INWIDTH(1),
.RSTTYPE(RSTTYPE)) CYI
             (.ce(CECARRYIN), .rst(RSTCARRYIN), .clk(CLK), .in(CARRYIN_mux), .out(CIN));
registered #(.REG(CARRYOUTREG),
             .INWIDTH(1),
             .RSTTYPE(RSTTYPE)) CYO
             (.ce(1), .rst(0), .clk(CLK), .in(COUT), .out(CARRYOUT));
```

endmodule

```
DSP48A1.v
                                        X DSP48A1_tb.v
∢▶
    registered.v
     module registered #(
          parameter REG = 0,
          parameter INWIDTH = 18,
          parameter RSTTYPE = "SYNC"
          )(
          input ce, rst, clk,
          input [INWIDTH-1:0] in,
          output [INWIDTH-1:0] out
          );
10
11
          reg [INWIDTH-1:0] registered;
12
13
          assign out = (REG)? registered : in;
14
15
          generate
              if(RSTTYPE == "ASYNC") begin
17
                   always @(posedge clk or posedge rst) begin
18
                       if(rst)
19
                           registered <= 0;
                       else if(ce)
21
                           registered <= in;
22
                   end
23
              end
24
25
              else if(RSTTYPE == "SYNC") begin
                   always @(posedge clk) begin
27
                       if(ce) begin
28
                           if(rst)
29
                                registered <= 0;
30
                           else
                                registered <= in;
31
                       end
                   end
              end
          endgenerate
36
37
     endmodule
```

## 2. Testbench code

```
X DSP48A1_tb.v
module DSP48A1_tb();

reg [17:0] A, B, D;

reg [47:0] C;

reg [17:0] OPMODE;

reg [17:0] BCIN;

reg [47:0] PCIN;

reg CLK, CARRYIN;

reg RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;

reg CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;

wire [17:0] BCOUT;

wire [47:0] PCOUT, P;

wire CARRYOUT;

wire CARRYOUT;
                 //Inputs being operated on (forced inputs in the first clock cycle)

reg [17:0] A_op, B_op, D_op, BCIN_op, BCOUT_op;

reg [47:0] C_op, PCIN_op;

reg [35:0] M_op;

reg [7:0] DPMODE_op;

reg CARRYIN_op;

reg [47:0] DAB_concat_op;
                 //Expected outputs
reg [17:0] BCOUT_exp;
reg [35:0] M_exp;
reg [48:0] COUTandP_exp;
reg [48:0] X_POST_Z;
reg [47:0] P_exp;
reg CARRYOUT_exp;
                   //Instantiating the DUT module
DSP48A1 DUT(A, B, D, C, OPMODE, BCIN, PCIN ,CLK, CARRYIN, RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE,
RSTP, CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP, BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);
                  //Implementing the clock initial begin CLK = 0; forever #10 CLK = ~CLK;
                   //Generating stimulus and comparing outputs and their corresponding expected outputs initial begin
//Initializing the module by reseting everything
{RSIA, RSIB, RSIC, RSICARRYIN, RSID, RSIM, RSIOPMODE, RSIP} = 8'hFF;
{CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP} = 0;
repeat(2) @(negedge CLK);
                               //Starting testing
{RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP} = 0;
{CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP} = 8'hFF;
                              //Test case(1): the execution passes through 4 pipelines (4 clock cycles), where OPMODE[1:0] = 2'b01
repeat(5000) begin
A = $random;
B = $random;
C = $random;
D = $random;
PCIN = $random;
BCIN = $random;
CARRYIN = $random;
CARRYIN = $random;
OPMODE = 8'b1111_1101;
```

```
//operating inputs are the forced inputs in the first clock cycle to be operated on in the upcoming cycles A_op = A;
B_op = B;
C_op = C;
D_op = D;
PCIN_op = PCIN;
BCIN_op = BCIN;
CARRYIN_op = BCIN;
CARRYIN_op = CARRYIN;
OPMODE_op = OPMODE;
@(posedge CLK);
M_exp = BCOUT_op * A_op;
@(negedge CLK);
A = $random;
B = $random;
C = $random;
D = $random;
PCIN = $random;
BCIN = $random;
CARRYIN = $random;
OPMODE = $random;
if(M != M_exp) begin
    $display("Error - Incorrect M, M_tb = %d, M_expected = %d", M, M_exp);
    $stop;
end
@(posedge CLK);
COUTandP_exp = C_op-(M_op+OPMODE_op[5]);
P_exp = COUTandP_exp[47:0];
CARRYOUT_exp = COUTandP_exp[48];
@(negedge CLK);

A = $random;

B = $random;

C = $random;

D = $random;

PCIN = $random;

BCIN = $random;

CARRYIN = $random;

OPMODE = $random;
if(P != P_exp) begin
    $dispLay("Error - Incorrect P, P_tb = %d, P_exp = %d", P, P_exp);
    $stop;
```

```
//Test case(2): the execution passes through 3 pipelines (3 clock cycles), where OPMODE[1:0] = 2'bl1
repeat($900) begin


A = $random;
B = $random;
C = $random;
D = $random;
PCIN = $random;
BCIN = $random;
CARRYIN = $random;
CARRYIN = $random;
OPMODE = 8'bl111_1111;
       //operating inputs are the forced inputs in the first clock cycle to be operated on in the upcoming cycles
      //operating inputs and
A op = A;
B_op = B;
C_op = C;
D_op = D;
PCIN_op = PCIN;
BCIN_op = BCIN;
CARRYIN_op = CARRYIN;
OPMODE_op = OPMODE;
     BCOUT_op = BCOUT;
DAB_concat_op = {D_op[11:0], A_op, BCOUT_op};
      @(posedge CLK);
M_exp = BCOUT_op * A_op;
COUTandP_exp = C_op-(DAB_concat_op+OPMODE_op[5]);
P_exp = COUTandP_exp[47:0];
CARRYOUT_exp = COUTandP_exp[48];
      @(negedge CLK);
A = $random;
B = $random;
C = $random;
D = $random;
PCIN = $random;
BGIN = $random;
CARRYIN = $random;
OPMODE = $random;
       if(M != M_exp) begin
    $display("Error - Incorrect M, M_tb = %d, M_expected = %d", M, M_exp);
    $stop;
      end
if(P != P_exp) begin
$display("Error - Incorrect P, P_tb = %d, P_exp = %d", P, P_exp);
$stop;
      end
if(CARRYOUT != CARRYOUT_exp) begin
$\int display("Error - Incorrect P, CARRYOUT_tb = %d, CARRYOUT_exp = %d", CARRYOUT, CARRYOUT_exp);
$\frac{$stop;}{}$$
```

```
//operating inputs are the forced inputs in the first clock cycle to be operated on in the upcoming cycles A_op = A;
B_op = B;
C_op = C;
D_op = D;
PCIN_op = PCIN;
BCIN_op = BCIN;
CARRYIN_op = BCIN;
CARRYIN_op = CARRYIN;
OPMODE_op = OPMODE;
BCOUT_op = BCOUT;
DAB_concat_op = {D_op[11:0], A_op, BCOUT_op};
X_POST_Z = C_op-(P+OPMODE_op[5]);
@(posedge CLK);
M_exp = BCOUT_op * A_op;
COUTandP_exp = X_POST_Z;
P_exp = COUTandP_exp[47:0];
CARRYOUT_exp = COUTandP_exp[48];
@(negedge CLK);
A = $random:
D = $random;
PCIN = $random;
BCIN = $random;
CARRYIN = $random;
OPMODE = $random;
if(M != M_exp) begin
    $display("Error - Incorrect M, M_tb = %d, M_expected = %d", M, M_exp);
$stop;
if(P != P_exp) begin
       $display("Error - Incorrect P, P_tb = %d, P_exp = %d", P, P_exp);
$stop;
end
if(CARRYOUT != CARRYOUT_exp) begin
    $\frac{display}{\text{"Error - Incorrect P, CARRYOUT_tb = \text{%d, CARRYOUT_exp = \text{%d", CARRYOUT, CARRYOUT_exp);}}}\]
```

### 3. Do file

## 4. QuestaSim Snippets

i. Test case(1): the execution passes through 4 pipelines (4 clock cycles), where OPMODE[1:0] = 2'b01



ii. Test case(2): the execution passes through 3 pipelines (3 clock cycles), where OPMODE[1:0] = 2'b11



iii. Test case(3): P gets an initial value after the first 3 cycles and then gets updated every clock cycle(X = P)



### 5. Constraint File

```
X DSP vdc
      ## Configuration options, can be used for all designs set_property CONFIG_VOLTAGE 3.3 [current_design] set_property CFGBVS VCCO [current_design]
    ## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
    ## Clock signal
set_property -dict {PACKAGE_PIN AL30 IOSTANDARD LVCMOS33} [get_ports CLK]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports CLK]
      set_property IOSTANDARD LVCMOS33 [get_ports *]
set_property PACKAGE_PIN AG7 [get_ports {D[6]}]
set_property PACKAGE_PIN AB4 [get_ports {B[3]}]
set_property PACKAGE_PIN AGV [get_ports {D[6]}]
set_property PACKAGE_PIN BAG [get_ports {B[3]}]
set_property PACKAGE_PIN W28 [get_ports {B[3]}]
set_property PACKAGE_PIN W28 [get_ports {M[28]}]
set_property PACKAGE_PIN W28 [get_ports {M[28]}]
set_property PACKAGE_PIN W28 [get_ports {C[29]}]
set_property PACKAGE_PIN W26 [get_ports {D[12]}]
set_property PACKAGE_PIN W26 [get_ports {M[25]}]
set_property PACKAGE_PIN W26 [get_ports {M[25]}]
set_property PACKAGE_PIN W26 [get_ports {P[25]}]
set_property PACKAGE_PIN AE32 [get_ports {P[33]}]
set_property PACKAGE_PIN AE32 [get_ports {P[38]}]
set_property PACKAGE_PIN AE32 [get_ports {M[17]}]
set_property PACKAGE_PIN AF33 [get_ports {P[41]}]
set_property PACKAGE_PIN AF33 [get_ports {M[41]}]
set_property PACKAGE_PIN AD29 [get_ports {M[3]}]
set_property PACKAGE_PIN AB31 [get_ports {M[3]}]
set_property PACKAGE_PIN W26 [get_ports {M[3]}]
set_property PACKAGE_PIN W26 [get_ports {M[3]}]
set_property PACKAGE_PIN W26 [get_ports {BCOUT[16]}]
set_property PACKAGE_PIN W36 [get_ports {BCOUT[16]}]
set_property PACKAGE_PIN W36 [get_ports {BCOUT[16]}]
set_property PACKAGE_PIN W36 [get_ports {BCOUT[16]}]
set_property PACKAGE_PIN M30 [get_ports {BCOUT[16]}]
set_property PACKAGE_PIN W8 [get_ports (BCOUT[11])]
set_property PACKAGE_PIN M6 [get_ports (ECOUT[14])]
set_property PACKAGE_PIN M5 [get_ports (C[45])]
set_property PACKAGE_PIN M5 [get_ports (PCIN[27])]
set_property PACKAGE_PIN W8 [get_ports (PCIN[27])]
set_property PACKAGE_PIN H27 [get_ports (PCIN[37])]
set_property PACKAGE_PIN H27 [get_ports (PCIN[36])]
set_property PACKAGE_PIN H27 [get_ports (PCIN[26])]
set_property PACKAGE_PIN G29 [get_ports (PCIN[26])]
set_property PACKAGE_PIN G34 [get_ports (PCIN[12])]
set_property PACKAGE_PIN G34 [get_ports (PCIN[12])]
set_property PACKAGE_PIN M34 [get_ports (PCIN[17])]
set_property PACKAGE_PIN M26 [get_ports (PCIN[17])]
set_property PACKAGE_PIN M28 [get_ports (PCIN[17])]
set_property PACKAGE_PIN M28 [get_ports (PCOUT[14])]
set_property PACKAGE_PIN M29 [get_ports (PCOUT[14])]
set_property PACKAGE_PIN M21 [get_ports STD]
set_property PACKAGE_PIN M21 [get_ports CECARRYIN]
set_property PACKAGE_PIN M21 [get_ports CECARRYIN]
set_property PACKAGE_PIN M34 [get_ports STD]
set_property PACKAGE_PIN M41 [get_ports RSTM]
set_property PACKAGE_PIN M41 [get_ports RSTM]
      set_property PACKAGE_PIN AHI [get_ports RSTM]
set_property PACKAGE_PIN ACI1 [get_ports RSTP]
set_property PACKAGE_PIN ACI [get_ports CEP]
set_property PACKAGE_PIN R5 [get_ports {C[23]}]
    set_property PACKAGE_PIN RS [get_ports {C[23]}]
set_property PACKAGE_PIN R11 [get_ports {BCOUT[6]}]
set_property PACKAGE_PIN AB2 [get_ports {B[2]}]
set_property PACKAGE_PIN AC2 [get_ports {A[16]}]
set_property PACKAGE_PIN W26 [get_ports {M[30]}]
set_property PACKAGE_PIN Typer [get_ports {M[24]}]
set_property PACKAGE_PIN Typer [get_ports {M[24]}]
set_property PACKAGE_PIN P1 [get_ports {C[31]}]
```

```
set_property PACKAGE_PIN AJ4 [get_ports \[ \bar{0} [] \] set_property PACKAGE_PIN AF5 [get_ports \[ \Data \bar{0} [] \] set_property PACKAGE_PIN AC27 [get_ports \[ \Package \bar{0} \] property PACKAGE_PIN V27 [get_ports \[ \mathbb{M} \] set_property PACKAGE_PIN W34 [get_ports \[
set_property PACKAGE_PIN AC27 [get_ports (P[18])]
set_property PACKAGE_PIN W24 [get_ports (M[31])]
set_property PACKAGE_PIN W34 [get_ports (M[31])]
set_property PACKAGE_PIN W34 [get_ports (M[31])]
set_property PACKAGE_PIN AE31 [get_ports (P[33])]
set_property PACKAGE_PIN AE33 [get_ports (P[33])]
set_property PACKAGE_PIN AE30 [get_ports (P[33])]
set_property PACKAGE_PIN AE30 [get_ports (M[18])]
set_property PACKAGE_PIN AD28 [get_ports (P[32])]
set_property PACKAGE_PIN AD28 [get_ports (P[32])]
set_property PACKAGE_PIN AD28 [get_ports (PCIN[3])]
set_property PACKAGE_PIN AB25 [get_ports (PCIN[3])]
set_property PACKAGE_PIN AE25 [get_ports (C[44])]
set_property PACKAGE_PIN AE25 [get_ports (C[44])]
set_property PACKAGE_PIN AE25 [get_ports (C[44])]
set_property PACKAGE_PIN AE25 [get_ports (P[17])]
set_property PACKAGE_PIN AC27 [get_ports (P[17])]
set_property PACKAGE_PIN AC28 [get_ports (P[17])]
set_property PACKAGE_PIN AC28 [get_ports (P[17])]
set_property PACKAGE_PIN BC36 [get_ports (PCIN[40])]
set_property PACKAGE_PIN BC36 [get_ports (PCIN[40])]
set_property PACKAGE_PIN BC36 [get_ports (PCIN[40])]
set_property PACKAGE_PIN BC36 [get_ports (PCIN[6])]

                                set_property PACKAGE_PIN R32 [get_ports {PCOUT[9]}]
set_property PACKAGE_PIN T33 [get_ports {PCOUT[6]}]
```

```
set_property PACKAGE_PIN U32 [get_ports {PCOUT[11]}]
set_property PACKAGE_PIN AF3 [get_ports (ECOPMODE]
set_property PACKAGE_PIN AF3 [get_ports (E[]]]]
set_property PACKAGE_PIN AG7 [get_ports [A[13]]]
set_property PACKAGE_PIN AG7 [get_ports [A[13]]]
set_property PACKAGE_PIN AG7 [get_ports [A[14]]]
set_property PACKAGE_PIN AG7 [get_ports [A[14]]]
set_property PACKAGE_PIN AG10 [get_ports [A[16]]]
set_property PACKAGE_PIN AG2 [get_ports [A[16]]]
set_property PACKAGE_PIN AG2 [get_ports [A[16]]]
set_property PACKAGE_PIN AG2 [get_ports [A[16]]]
set_property PACKAGE_PIN AG25 [get_ports [A[16]]]
set_property PACKAGE_PIN AG25 [get_ports [A[16]]]
set_property PACKAGE_PIN AG25 [get_ports [A[16]]]
set_property PACKAGE_PIN AG30 [get_ports [A[16]]]
set_property PACKAGE_PIN AG30 [get_ports [A[16]]]
set_property PACKAGE_PIN AG30 [get_ports [A[16]]]
set_property PACKAGE_PIN AG34 [get_ports [A[16]]]
set_property PACKAGE_PIN AG37 [get_ports [A[16]]]
      set_property PACKAGE_PIN M11 [get_ports {C[42]}]
set_property PACKAGE_PIN M27 [get_ports {C[42]}]
set_property PACKAGE_PIN J23 [get_ports {P[14]}]
set_property PACKAGE_PIN J23 [get_ports {PCIM[47]}]
set_property PACKAGE_PIN J23 [get_ports {PCIM[47]}]
set_property PACKAGE_PIN K25 [get_ports {PCIM[47]}]
set_property PACKAGE_PIN K25 [get_ports {PCIM[23]}]
set_property PACKAGE_PIN H29 [get_ports {PCIM[23]}]
set_property PACKAGE_PIN H29 [get_ports {PCIM[23]}]
set_property PACKAGE_PIN H29 [get_ports {PCOUT[7]}]
set_property PACKAGE_PIN H29 [get_ports {PCOUT[42]}]
set_property PACKAGE_PIN H29 [get_ports {PCOUT[42]}]
set_property PACKAGE_PIN H29 [get_ports {PCOUT[42]}]
set_property PACKAGE_PIN H29 [get_ports {A[17]}]
set_property PACKAGE_PIN H29 [get_ports {B[15]}]
set_property PACKAGE_PIN H29 [get_ports {B[15]}]
set_property PACKAGE_PIN H29 [get_ports {B[11]}]
set_property PACKAGE_PIN H29 [get_ports {B[1]}]
set_property PACKAGE_PIN H29 [get_ports {B[1]}]
set_property PACKAGE_PIN H29 [get_ports {C[13]}]
set_property PACKAGE_PIN H29 [get_ports {C[13]}]
set_property PACKAGE_PIN H29 [get_ports {C[14]}]
set_property PACKAGE_PIN H29 [get_ports {C[16]}]
set_property PACKAGE_PIN H29 [get_ports {C[16]
                                        set_property PACKAGE_PIN A22 [get_ports {M[22]}] set_property PACKAGE_PIN A31 [get_ports {M[22]}] set_property PACKAGE_PIN AG31 [get_ports {M[1]}] set_property PACKAGE_PIN AG91 [get_ports {P[30]} set_property PACKAGE_PIN AC29 [get_ports {P[27]} set_property PACKAGE_PIN AC29 [get_ports {P[3]}]
```

```
set_property PACKAGE_PIN M25 [get_ports {PCIN[42]}]
set_property PACKAGE_PIN MG30 [get_ports {PC[5]}]
set_property PACKAGE_PIN U10 [get_ports {EG]}]
set_property PACKAGE_PIN U10 [get_ports {BCOUT[17]}]
set_property PACKAGE_PIN MG31 [get_ports {BCOUT[17]}]
set_property PACKAGE_PIN MG31 [get_ports {PCIN[15]}]
set_property PACKAGE_PIN MG26 [get_ports {PCIN[33]}]
set_property PACKAGE_PIN MG26 [get_ports {PCIN[33]}]
set_property PACKAGE_PIN MG31 [get_ports {PCIN[32]}]
set_property PACKAGE_PIN MG31 [get_ports {PCIN[10]}]
set_property PACKAGE_PIN MG31 [get_ports {PCIN[10]}]
set_property PACKAGE_PIN MG31 [get_ports {PCOUT[45]}]
set_property PACKAGE_PIN MG31 [get_ports {PCOUT[47]}]
set_property PACKAGE_PIN MG31 [get_ports {PCOUT[47]}]
set_property PACKAGE_PIN MG31 [get_ports {PCOUT[43]}]
set_property PACKAGE_PIN MG31 [get_ports {PCOUT[32]}]
set_property P
set_property PACKAGE_PIN ACB [get_ports {D[1]}]
set_property PACKAGE_PIN HY [get_ports {D[2]}]
set_property PACKAGE_PIN P4 [get_ports {D[2]}]
set_property PACKAGE_PIN W30 [get_ports {D[2]}]
set_property PACKAGE_PIN W30 [get_ports {M[14]}]
set_property PACKAGE_PIN W30 [get_ports {M[14]}]
set_property PACKAGE_PIN W30 [get_ports {M[12]}]
set_property PACKAGE_PIN AC33 [get_ports {M[12]}]
set_property PACKAGE_PIN AC33 [get_ports {M[12]}]
set_property PACKAGE_PIN AC33 [get_ports {M[12]}]
set_property PACKAGE_PIN AF23 [get_ports {M[12]}]
set_property PACKAGE_PIN AF23 [get_ports {P[10]}]
set_property PACKAGE_PIN Y31 [get_ports {M[11]}]
set_property PACKAGE_PIN Y31 [get_ports {M[11]}]
set_property PACKAGE_PIN Y31 [get_ports {D[1]}]
set_property PACKAGE_PIN Y0 [get_ports {D[1]}]
set_property PACKAGE_PIN W0 [get_ports {D[1]}]
set_property PACKAGE_PIN W1 [get_ports {BCOUT[0]}]
set_property PACKAGE_PIN W3 [get_ports {BCOUT[0]}]
      set_property PACKAGE_PIN M9 [get_ports {BCOUI[2]}]
set_property PACKAGE_PIN H33 [get_ports {PCIN[43]}]
set_property PACKAGE_PIN AG24 [get_ports {P[9]}]
set_property PACKAGE_PIN J25 [get_ports {PCIN[43]}]
set_property PACKAGE_PIN N25 [get_ports {PCOUI[28]}]
set_property PACKAGE_PIN N32 [get_ports {PCOUI[28]}]
set_property PACKAGE_PIN M32 [get_ports {PCOUI[13]}]
set_property PACKAGE_PIN M32 [get_ports {PCIN[33]}]
set_property PACKAGE_PIN J24 [get_ports {PCIN[33]}]
set_property PACKAGE_PIN N26 [get_ports {PCIN[31]}]
set_property PACKAGE_PIN N26 [get_ports {PCOUI[41]}]
set_property PACKAGE_PIN N26 [get_ports {PCOUI[41]}]
set_property PACKAGE_PIN N26 [get_ports {PCOUI[41]}]
set_property PACKAGE_PIN N27 [get_ports {PCOUI[25]}]
set_property PACKAGE_PIN N29 [get_ports {G[33]}]
set_property PACKAGE_PIN N40 [get_ports {ROUI[15]}]
set_property PACKAGE_PIN N40 [get_ports {A[4]}]]
set_property PACKAGE_PIN N40 [get_ports {A[4]}]]
set_property PACKAGE_PIN N41 [get_ports {A[6]}]
set_property PACKAGE_PIN N5 [get_ports {A[6]}]
set_property PACKAGE_PIN N61 [get_ports {A[6]}]
set_property PACKAGE_PIN N62 [get_ports {M[27]}]
                                                                                                                                                                                                                                                                                                                                                                                PACKAGE_PIN W29 [get_ports {M[27]}]

PACKAGE_PIN Y26 [get_ports {M[29]}]

PACKAGE_PIN P10 [get_ports {C[9]}]

PACKAGE_PIN AE3 [get_ports {D[14]}]
```

```
set_property PACKAGE_PIN AE3 [get_ports {D[14]}]
set_property PACKAGE_PIN P3 [get_ports {C[27]}]
set_property PACKAGE_PIN AB30 [get_ports {M[9]}]
set_property PACKAGE_PIN AG31 [get_ports {M[2]}]
set_property PACKAGE_PIN AB27 [get_ports {OPWODE[7]}]
  set_property PACKAGE_PIN AB27 [get_ports set_property PACKAGE_PIN AB29 [get_ports set_property PACKAGE_PIN K30 [get_ports set_property PACKAGE_PIN M34 [get_ports set_property PACKAGE_PIN M33 [get_ports set_property PACKAGE_PIN M32 [get_ports set_property PACKAGE_PIN AG20 [get_ports set_property PACKAGE_PIN M32 [get_ports set_property package pin m32 [get_ports set
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                s {OPMODE[5]}]
{PCIN[22]}]
{PCIN[9]}]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  {P[44]}
5 {M[4]}]
5 {D[13]}]
                                                                                                                                                         PACKAGE_PIN V9 [get_ports
PACKAGE_PIN P8 [get_ports
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          {C[39]}]
{BCOUT[7]}]
:s {P[15]}]
:s {P[12]}]
           set_property PACKAGE_PIN Y7 [get_ports
set_property PACKAGE_PIN AE27 [get_port
set_property PACKAGE_PIN AH26 [get_ports
set_property PACKAGE_PIN R30 [get_ports
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                {PCOUT[22]}]
        set_property PACKAGE_PIN R30 [get_ports
set_property PACKAGE_PIN AC23 [get_ports
set_property PACKAGE_PIN U24 [get_ports
set_property PACKAGE_PIN W26 [get_ports
set_property PACKAGE_PIN W26 [get_ports
set_property PACKAGE_PIN U26 [get_ports
set_property PACKAGE_PIN R25 [get_ports
set_property PACKAGE_PIN W29 [get_ports
set_property PACKAGE_PIN U29 [get_ports
set_property PACKAGE_PIN U29 [get_ports
set_property PACKAGE_PIN U29 [get_ports
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                {PCON[22]}
s {P[11]}]
{PCIN[39]}]
{PCIN[30]}]
{PCIN[16]}]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                {PCOUT[38]}]
{PCOUT[36]}]
{PCOUT[35]}]
{PCOUT[26]}]
           set_property PACKAGE_PIN 029 [get_ports {PCOU
set_property PACKAGE_PIN AG1 [get_ports RSTOP
set_property PACKAGE_PIN AG2 [get_ports RSTA]
set_property PACKAGE_PIN AH3 [get_ports CED]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                {PCOUT[20]}]
RSTOPMODE]
                                                                                                                                                      PACKAGE_PIN AH3
PACKAGE_PIN AD5
PACKAGE_PIN AB9
           set_property PACKAGE_PIN AND [get_ports CED]
set_property PACKAGE_PIN ADD [get_ports (A[1])]
set_property PACKAGE_PIN AB7 [get_ports (A[2])]
set_property PACKAGE_PIN AB7 [get_ports (A[3])]
set_property PACKAGE_PIN AA9 [get_ports (A[3])]
     set_property PACKAGE_PIN AA9 [get_ports {A[3]}]
set_property PACKAGE_PIN AB11 [get_ports {A[0]}]
set_property PACKAGE_PIN MB11 [get_ports {B[0]}]
set_property PACKAGE_PIN M1 [get_ports {B[0]}]
set_property PACKAGE_PIN W25 [get_ports {M[26]}]
set_property PACKAGE_PIN W25 [get_ports {M[26]}]
set_property PACKAGE_PIN A33 [get_ports {M[3]}]
set_property PACKAGE_PIN A32 [get_ports {P[48]}]
set_property PACKAGE_PIN AD30 [get_ports {P[48]}]
set_property PACKAGE_PIN AD31 [get_ports {P[45]}]
set_property PACKAGE_PIN AF32 [get_ports {P[37]}]
set_property PACKAGE_PIN AF32 [get_ports {P[37]}]
set_property PACKAGE_PIN A24 [get_ports {P[77]}]
     set_property PACKAGE_PIN AC24 [get_ports {P[7]}]
set_property PACKAGE_PIN 3A; get_ports {PC1N[4]}]
set_property PACKAGE_PIN AF28 [get_ports {P[22]}]
set_property PACKAGE_PIN 4H34 [get_ports {P[43]}]
set_property PACKAGE_PIN VI [get_ports {D[0]}]
set_property PACKAGE_PIN VI [get_ports {D[7]}]
set_property PACKAGE_PIN H6 [get_ports {D[7]}]
set_property PACKAGE_PIN H6 [get_ports {D[5]}]
set_property PACKAGE_PIN H6 [get_ports {D[5]}]
set_property PACKAGE_PIN H6 [get_ports {D[5]}]
           set_property PACKAGE_PIN NA' [get_ports set_property PACKAGE_PIN M7 [get_ports set_property PACKAGE_PIN M7 [get_ports set_property PACKAGE_PIN M10 [get_ports set_property PACKAGE_PIN M24 [get_ports set_property package]]
  set_property PACKAGE_PIN M7 [get_ports {BcOUT[5]}]
set_property PACKAGE_PIN M10 [get_ports {C[41]}]
set_property PACKAGE_PIN M34 [get_ports {P[5]}]
set_property PACKAGE_PIN AD24 [get_ports {P[5]}]
set_property PACKAGE_PIN M24 [get_ports {P[6]}]
set_property PACKAGE_PIN M31 [get_ports {PCUN[46]}]
set_property PACKAGE_PIN M31 [get_ports {PCUUT[41]}]
set_property PACKAGE_PIN M32 [get_ports {PCUUT[41]}]
set_property PACKAGE_PIN M32 [get_ports {PCUUT[10]}]
set_property PACKAGE_PIN M32 [get_ports {PCUN[20]}]
set_property PACKAGE_PIN M32 [get_ports {PCIN[20]}]
set_property PACKAGE_PIN M34 [get_ports {PCIN[13]}]
set_property PACKAGE_PIN M34 [get_ports {PCIN[11]}]
set_property PACKAGE_PIN M34 [get_ports {PCIN[11]}]
        set_property PACKAGE_PIN L34 [get_ports {PCIN[1]}]
set_property PACKAGE_PIN T28 [get_ports {PCOUT[30]}]
set_property PACKAGE_PIN P31 [get_ports {PCOUT[35]}]
set_property PACKAGE_PIN AF34 [get_ports CARRYOUT]
set_property PACKAGE_PIN AG4 [get_ports CEB]
           set_property PACKAGE_PIN P31 [get_ports {PCOUT[15]}
set_property PACKAGE_PIN AG4 [get_ports CARRYOUT]
set_property PACKAGE_PIN AG4 [get_ports CEB]
set_property PACKAGE_PIN AG9 [get_ports RSTB]
set_property PACKAGE_PIN AG9 [get_ports {BCIN[4]}]
set_property PACKAGE_PIN AF8 [get_ports {BCIN[13]}]
set_property PACKAGE_PIN AF8 [get_ports {BCIN[13]}]
set_property PACKAGE_PIN AFS [get_ports {BCIN[5]}] set_property PACKAGE_PIN AG10 [get_ports {BCIN[5]}] set_property PACKAGE_PIN AG10 [get_ports {BCIN[7]}] set_property PACKAGE_PIN AH11 [get_ports {BCIN[7]}] set_property PACKAGE_PIN AH11 [get_ports {BCIN[17]}] set_property PACKAGE_PIN AD9 [get_ports {BCIN[17]}] set_property PACKAGE_PIN ABS [get_ports {BCIN[14]}] set_property PACKAGE_PIN AE7 [get_ports {BCIN[14]}] set_property PACKAGE_PIN AE8 [get_ports {BCIN[12]}] set_property PACKAGE_PIN AE8 [get_ports {BCIN[15]}] set_property PACKAGE_PIN AG12 [get_ports {BCIN[6]}] set_property PACKAGE_PIN AG12 [get_ports {BCIN[6]}] call AG11 [get_ports {BCIN[6]}] set_property PACKAGE_PIN AG12 [get_ports {BCIN[6]}] call AG11 [get_ports {BCIN
                                               _property PACKAGE_PIN AEE [get_ports {BcIM[3]};
_property PACKAGE_PIN AD11 [get_ports {BCIM[3]}}
_property PACKAGE_PIN AD11 [get_ports {BCIM[3]}}
_property PACKAGE_PIN AD4 [get_ports {CARRYIN]}
_property PACKAGE_PIN AF9 [get_ports {BCIM[1]}]
_property PACKAGE_PIN AF1 [get_ports {BCIM[2]}]
                                                                                                    perty PACKAGE_PIN AH8 [get_ports {BCIN[8]}]
perty PACKAGE_PIN AH9 [get_ports {BCIN[9]}]
perty PACKAGE_PIN AG11 [get_ports {BCIN[1]}]
```


### 6. Elaboration

#### i. "Messages" tab

a. [Synth 8-2490] is because I have chosen the module name similar to another module in the FPGA (DSP48A1) b. [Synth 8-3331] the unconnected ports are because based on the parameter B\_INPUT B is passed into the module while BCIN is held unconnected. Subsequently BCIN [17:0] is held unconnected. Same for CARRYIN and A0\_reg and B0\_reg.



#### ii. Schematic snippets



## 7. Synthesis

#### i. "Messages" tab


[Constraints 18-5210] This message is found in Vivado versions 2018.2 through 2019.2. This message has been removed from the 2020.1 version of Vivado as it was found to be contusing.




#### ii. Utilization report




#### iii. Timing report




### iv. Schematic snippets






## 8. Implementation


#### i. "Messages" tab




### ii. Utilization report



#### iii. Timing report



#### iv. Device snippets



# **DSP Slice**

