

VIJAY SATYA SRINIVAS

India | +91 7416322151 | vijaysatyasrinivasvempatapu@gmail.com | LinkedIn: Vijay Satya Srinivas

Professional Summary

System test engineer focused on ADAS L2+ and AR HUD verification for global OEM programs. Designs high-coverage test scenarios, validates perception-fusion-display chains, and drives defect closure with cross-functional teams. Hands-on with CAN/CAN FD, Automotive Ethernet, UDS; tools include CANoe/CANalyzer, VT System, vTESTstudio, DOORS, Jira. Codes Python/CAPL to automate signal checks and fault injection; improves regression reliability and cycle time. Delivers measurable quality wins: +30% automation coverage, 95-99% flash success rate, 20% defect leakage reduction.

Skills

System Testing: requirements analysis, scenario design, integration tests, regression, traceability, coverage tracking	Diagnostics and Networks: UDS, CAN/CAN FD, CANTP, Automotive Ethernet
Automation and Tools: Python, CAPL, CANoe/CANalyzer, VT System, vTESTstudio, DOORS, Jira, DTS Monaco, DASY Flash	ADAS Domain: LKA/LDW, ACC, AEB, TSR, TJA, sensor fusion, AR HUD visualization

Professional Experience

System Test Engineer - AR HUD (Driver Assistance Visualization)	02/2025 to Current
--	--------------------

Mercedes-Benz Research & Development India (MBRDI) – India

- Design test scenarios for object, lane, and sign overlays; lift coverage to 90% across priority user journeys.
- Automate signal checks and fault injection in Python; expand automation coverage by 30%.
- Verify timing and rendering integrity; confirm AR pipeline latency within 100 ms budget.
- Log, isolate, and drive fixes using CANoe traces and Ethernet sniffers; cut reopen rate by 15%.

System Test Engineer - ADAS L2+ (China)	08/2023 to 01/2025
--	--------------------

Mercedes-Benz Research & Development India – India

- Author test specs for system-initiated and driver-initiated lane changes; execute 200 scenarios.
- Flash and validate ECUs with DASY Flash; sustain 95-99% success rate across releases.
- Run regression on CAN/Ethernet; identify critical defects; reduce defect leakage by 20%.
- Coordinate with feature and software teams via Jira/DOORS; close defects within 2-3 sprints on average.

Verification Engineer and Test Coordinator - ADAS

04/2021 to 08/2023

Tech Mahindra - JLR and VW – India

- Plan and execute verification and validation on ACC, LKA/LDW, AEB, TSR; log issues with precise traces and repro steps.
- Create test specs and traceability in DOORS; improve requirement coverage to 95%.
- Develop CAPL scripts for diagnostics and panel automation; accelerate bench checks by 25%.
- Coordinate cross-functional defect reviews; shorten average turnaround by 2-3 days.

Verification Engineer - BCM (CPEL)

02/2020 to 04/2021

Tech Mahindra - TOKARIKA (Japan) – India

- Analyze requirements for exterior lighting control; derive robust test cases for debouncing and error handling.
- Implement CAPL-based reprogramming sequence; hit 99% flash reliability in lab.
- Design CANalyzer panels for diagnostics; speed manual checks and fault analysis by 20%.

Education

Bachelor of Technology: Electronics and Communication Engineering

VSM College of Engineering (JNTUK) - East Godavari, India

Certification

- ISTQB Foundation (CTFL-135303)

Awards

- Client spot awards (VW, JLR)
- collaboration award (MBRDI)
- performance award (Bosch)

Languages

English

Bilingual or Proficient (C2)

German

Beginner (A1)