

Gokul Vishnu

Bangalore, India (Open to relocate to Germany)

Phone: +91 74117 39517

Email: gokulvishnu.contact@gmail.com

LinkedIn: [Gokul Vishnu](#)

Dear Hiring Manager,

With 4.8 years of experience as an RTL / FPGA / ASIC / SOC Design Engineer across aerospace and industrial domains, I am keen to contribute to a Germany-based team working on complex FPGA, SoC, and ASIC designs. My background spans Verilog/VHDL RTL, protocol implementation, and timing-driven digital design, supported by hands-on work with AXI-based architectures, DDR interfaces, and image sensor pipelines.

In my current role at Klok Systems India, I own RTL design for FPGA and ASIC modules, ensuring that protocol requirements translate into clean, synthesizable logic with robust timing closure. Recent work includes Device DMA, Device Interface, PCI Interface, MIL-1553B protocol implementation, and arbitration logic that align with system-level buses and performance targets. Before this, at Swan Sorter Systems, I delivered color-sorting pipelines on Xilinx Zynq devices, built AXI DMA-based data acquisition paths to DDR, and programmed Toshiba image sensors from concept through to hardware validation.

Quality, traceability, and documentation are central to how I work. I have prepared and maintained Conceptual Design Documents (CDD), Module Requirements Documents (MRD), and Interface Control Documents (ICD) so that requirements, RTL, and verification remain tightly aligned. Simulation, coverage analysis, and synthesis are part of my daily routine, using tools such as Vivado, ModelSim, Libero, and Lattice Diamond to identify issues early and support efficient lab bring-up.

Collaboration with hardware, firmware, and verification teams has been critical in each of my projects. I am comfortable discussing requirements with system architects, reviewing source code with verification engineers, and supporting integration teams to de-risk milestones. My language skills include English at full professional proficiency and German at B1 level, and I am prepared to relocate and integrate into Germany's engineering environment.

Thank you for considering my application. I would welcome the opportunity to discuss how my RTL and FPGA experience can support your projects in Germany.

Sincerely,
Gokul Vishnu