

# Institute of Enginnering, Central Campus, Pulchowk

# EMBEDDED SYSTEM LAB #4

# **Combinational Logic Design Using VHDL**

**Submitted BY:** Amrit Prasad Phuyal *Roll: PULL074BEX004* 

Submitted To: Department of Electronics and Computer Engineering

# Contents

1	Title	1
2	Objective	1
3	Requirement	1
4	Introduction 4.0.1 Features of VHDl	<b>1</b> 1
5	LAB Problems         5.1 Question -1          5.2 Question -2          5.3 Question -3          5.4 Question -4          5.5 Question -5          5.6 Question -6          5.7 Question -7	5 10 13 19 22
6	Conclusion	30

# **List of Figures**

Probl	em 1	
1 2 3	Combinational Circuit for	2 4 5
Probl	em 2	
4 5 6	BCD to Gray Code K map and Solution for	6 8 9
Probl	em 3	
7 8	Simulation Waveform for Problem 3	12 13
Probl	em 4	
9 10 11 12 13 14	Truth table Problem 4	14 14 17 17 19 19
Probl	em 5	
15 16 17	Truth Table 2:1 multiplexer	20 21 22
Probl	em 6	
18 19 20 21 22 23	MUX using three 2:1 MUX as basic building blocks Simulation Waveform 0 ns to 700 ns Simulation Waveform 700 ns to 1300 ns Simulation Waveform 1300 ns to 1900 ns Simulation Waveform 1900 ns to 2600 ns RTL Schematic	23 24 24 25 25 25

Proble	em 7	
24	Simulation Waveform 4 bit Adder	27
25	Simulation Waveform for 4 bit Subtractor	28

# **List of VHDLCodes**

Probl	em 1
1 2 3 4 5 6 7 8	Dataflow model
Probl	em 2
9 10 11 12	Behavioral model
Probl	em 3
13 14 15 16 17 18 19	Dataflow model
Probl	em 4
20 21 22 23 24 25 26	Dataflow model SOP
POS	
27 28 29 30	Dataflow model POS

Problem 5							
31 32 33	2:1 MUX implementation using WHEN-ELSE statement 2:1 MUX implementation using IF-THEN-ELSE statement Testbench for all possible cases	20					
Probl	em 6						
34 35 36	2:1 MUX implementation using WHEN-ELSE statement	23 23 24					
Probl	em 7						
37 38 39 40	XOR gate implementation	26 27					

#### 1 Title

Combinational Logic Design Using VHDL

### 2 Objective

To enable us to write VHDL code for a Field Programmable Gate Array (FPGA) capableof:

- Implementing combinational circuits
- Implementing test benches to verify the working of combinational circuits

### 3 Requirement

#### Hardware:

- Spartan-3E or Spartan-3AN FPGA starter kit
- Power cable and Data cableSoftware:

#### Software:

- Xilinx ISE (Integrated Synthesis Environment) Design Suite
- iMPACT configuration tool

#### 4 Introduction

VHDL stands for Very High Speed Integrated Circuit (VHSIC) Hardware DescriptiveLanguage. It is one of the programming languages which is used to model the digital circuits by using different style of modelling such as dataflow, behavioral and structural. It is an event driven language, it means whenever an event occurs on signals in VHDL, it triggers the execution of a statement. It allows both concurrent as well as sequential modelling. It is case-insensitive and is a strongly typed language, that is, it does not support implicit conversion between data types. It supports code reusability and code sharing via packages and user defined libraries. In VHDL, an entity is used to describe a hardware module. An entity can be described using,

- · Entity declaration
- Architecture
- Configuration
- Package Declaration
- Package Body

#### 4.0.1 Features of VHDl

- It is a hardware descriptive language used for design entry and simulation of digital circuits.
- It is an event-driven language: i.e. whenever an event occurs on signals in VHDL, it triggers the execution
  of a statement.
- It allows both concurrent as well as sequential modelling.
- It gives the flexibility to define data types that are specific to user needs apart from predefined types.
- It supports code reusability and code sharing via packages and user defined libraries.
- It is case-insensitive i.e. it does not differentiate between lowercase and uppercase letters.
- It is strongly typed language i.e. it does not support implicit conversion between data types.

#### 5 LAB Problems

#### 5.1 Question -1

Write VHDL code to implement the logic circuit shown in below figure, which has 4 inputs (x1, x2, x3) and (x1, x2, x3) and one output (f).

- Provide the following architectural styles
  - 1. Dataflow Style
  - 2. Behavioral Style
  - 3. Structural Style
- Write a VHDL test bench to verify the operation of the logic circuit.
- Provide a simulation waveform depicting all possible input cases.




Figure 1: Combinational Circuit for

#### $\Downarrow$ q1-df.vhd $\Downarrow$

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY q1 IS PORT (
A, B, C, D: IN STD_LOGIC;
F: OUT STD_LOGIC

END q1;

ARCHITECTURE dataflow OF q1 IS

BEGIN
F <= (A AND B) OR (NOT B AND C);

END dataflow;

END dataflow;
```

Code 1: Dataflow model

#### $\Downarrow$ and 1.vhd $\Downarrow$

```
9 12 o1 <= i1 AND i2;
10 ARCHITECTURE dataflow OF and1 IS END dataflow;
11 BEGIN
```

#### Code 2: AND gate

#### $\Downarrow$ or1.vhd $\Downarrow$

Code 3: OR gate

#### $\Downarrow$ and not. vhd $\Downarrow$

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY and not IS PORT (

i1, i2 : IN STD_LOGIC;

o1 : OUT STD_LOGIC;

i2 o1 : OUT STD_LOGIC

END and not;

ARCHITECTURE dataflow OF and not IS

BEGIN

i1, i2 : IN STD_LOGIC;

i2 o1 <= NOT i1 AND i2;

END dataflow;
```

Code 4: AND with one inverted variable

#### $\Downarrow$ q1-be.vhd $\Downarrow$

```
IBRARY IEEE;
   USE IEEE.STD_LOGIC_1164.ALL;
                                                                 be_proc : PROCESS (A, B, C, D, F1, F2, F3,
  ENTITY q1 IS PORT (
A, B, C, D : IN STD_LOGIC;
F : OUT STD_LOGIC
                                                          15
                                                          16
                                                                    F1 <= A AND B;
                                                          17
                                                                    F2 <= NOT B AND C;
                                                          18
                                                                    F <= F1 OR F2;
  END q1;
                                                          19
                                                                 END PROCESS be_proc;
                                                          20
  ARCHITECTURE behavorial OF q1 IS
10
                                                          21
      SIGNAL F1, F2, F3, F4 : STD_LOGIC;
                                                          22
                                                              END behavorial;
```

Code 5: Behavorial model

#### $\Downarrow$ q1-st.vhd $\Downarrow$

```
IBRARY IEEE;
                                                               CHITECTURE structural OF q1 IS
USE IEEE.STD_LOGIC_1164.ALL;
                                                                SIGNAL F1, F2 : STD_LOGIC;
                                                         11
                                                         12
                                                                COMPONENT and1 IS PORT (
i1, i2 : IN STD_LOGIC;
o1 : OUT STD_LOGIC
ENTITY q1 IS PORT (
                                                          13
   A, B, C, D : IN STD_LOGIC;
                                                         14
   F : OUT STD_LOGIC
                                                         15
                                                                    );
                                                         16
                                                                END COMPONENT;
END q1;
                                                          17
                                                                COMPONENT andnot IS PORT (
```

```
i1, i2 : IN STD_LOGIC;
         o1 : OUT STD_LOGIC
20
                                                     30
                                                           C1 : and1 PORT MAP(i1 => A, i2 => B, o1 =>
         );
21
                                                     31
     END COMPONENT;
                                                           F1);
22
                                                           C2 : andnot PORT MAP(i1 => B, i2 => C, o1
23
                                                     32
                                                           => F2);
24
     COMPONENT or1 IS PORT (
         i1, i2 : IN STD_LOGIC;
                                                           C3 : or1 PORT MAP(i1 => F1, i2 => F2, o1 =>
25
                                                     33
         o1 : OUT STD_LOGIC
26
27
         );
                                                            structural;
                                                     34
     END COMPONENT;
```

Code 6: Structural model

#### **\$\rightarrow\$ q1-tb.vhd \$\rightarrow\$**

```
USE IEEE.STD_LOGIC_1164.ALL;
                                                             23
  USE IEEE.NUMERIC_STD.ALL;
                                                             24
                                                                    uut : q1 PORT MAP (
                                                             25
                                                                       A => input_vector(3),
B => input_vector(2),
  ENTITY q1_tb IS
                                                             26
  END q1_tb;
                                                             27
                                                                       C => input_vector(1),
                                                             28
   ARCHITECTURE behavioral OF q1_tb IS
                                                                       D => input_vector(0),
                                                             29
                                                             30
                                                                        F => output
                                                             31
      COMPONENT q1
10
                                                             32
11
                                                             33
                                                                    stim_proc : PROCESS
             A : IN STD_LOGIC;
12
                                                             34
             B : IN STD_LOGIC;
13
                                                             35
             C : IN STD_LOGIC;
D : IN STD_LOGIC;
14
                                                             36
                                                                        FOR index IN 0 TO 15 LOOP
15
                                                             37
                                                                     input_vector <= STD_LOGIC_VECTOR(
to_unsigned(index, 4));</pre>
16
             F : OUT STD_LOGIC
          );
17
                                                                           WAIT FOR 50 ns;
18
                                                             39
                                                                        END LOOP;
19
                                                             40
      SIGNAL input_vector : STD_LOGIC_VECTOR(3 DOWNTO 0) := "0000";
                                                                    END PROCESS;
20
                                                             41
                                                                 END behavioral;
                                                             42
      SIGNAL output : STD_LOGIC;
```

Code 7: Testbench for all cases




Figure 2: Simulation Waveform




Figure 3: RTL Schematic

#### 5.2 Question -2

Write VHDL code to design a logic circuit that implements the truth table of BCD-to-Gray code converter.

- 1. Use Karnaugh maps to simplify the output function.
- 2. Provide the following architectural styles:
  - Dateflow style
  - Behavioral style
  - Structural style using only NOR gates
- 3. Write a VHDL test bench to verify the operation of the logic circuit.
- 4. Provide a simulation waveform depicting all possible input cases.

```
\Downarrow q2-df.vhd \Downarrow
```

Code 8: Dataflow model

	BINAR	Y INPUT			GRAY CO	DE INPU	Т	B3B2 B1B0	00	01	11	
В3	B2	B1	В0	G3	G2	G1	G0					
0	0	0	0	0	0	0	0	00				
0	0	0	1	0	0	0	1					
0	0	1	0	0	0	1	1	01				
0	0	1	1	0	0	1	0	H				
0	1	0	0	0	1	1	0	11	1	1	1	
0	1	0	1	0	1	1	1					
0	1	1	0	0	1	0	1	10	1	1	1	
0	1	1	1	0	1	0	0					
1	0	0	0	1	1	0	0	B3B2 B1E	00	01	11	
1	0	0	1	1	1	0	1					
1	0	1	0	1	1	1	1	00				L
1	0	1	1	1	1	1	0	01	1	1		
1	1	0	0	1	0	1	0	U1	1	1	1	
1	1	0	1	1	0	1	1	11				
1	1	1	0	1	0	0	1	3				
1	1	1	1	1	0	0	0	10	1	1	1	
ВЗВ	00 00 01 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	11	10		взі	00 00 01 11 10 10	1 1 1	11	10 1 1 1 1		
C.	 3 = B3	G2 =	R3 ⊕ R2	)		32 ⊕ R		_	R1 ⊕ R			

Figure 4: BCD to Gray Code K map and Solution for

```
USE IEEE.STD_LOGIC_1164.ALL;
                                                               example: PROCESS (X3, X2, X1, X0)
                                                         13
                                                         14
ENTITY q2 IS PORT (
                                                         15
   X3, X2, X1, X0 : IN STD_LOGIC;
Y3, Y2, Y1, Y0 : OUT STD_LOGIC
                                                                  Y3 <= X3;
                                                         16
                                                         17
                                                                  Y2 <= X2 XOR X3;
);
                                                                  Y1 <= X1 XOR X2;
                                                         18
END q2;
                                                                  YO \le XO XOR X1;
                                                         19
                                                         20
                                                               END PROCESS example;
ARCHITECTURE behavorial OF q2 IS
                                                         21
                                                           END behavorial;
                                                         22
```

Code 9: Behavioral model

#### $\Downarrow$ xor-nor.vhd $\Downarrow$

```
IBRARY IEEE;
                                                           xor_nor : PROCESS (a, b, nota, notb, xnorab
  USE IEEE.STD_LOGIC_1164.ALL;
                                                     15
  ENTITY xor_nor IS PORT (
                                                     16
     a, b : IN STD_LOGIC;
                                                              nota <= a NOR a;
                                                     17
     o : OUT STD_LOGIC
                                                              notb <= b NOR b;</pre>
                                                     18
                                                              xnorab <= (a NOR notb) NOR (nota NOR b);</pre>
                                                     19
                                                              o <= xnorab NOR xnorab;
  END xor_nor;
                                                     20
                                                     21
  ARCHITECTURE behavorial OF xor_nor IS
                                                     22
                                                           END PROCESS xor_nor;
     SIGNAL nota, notb, xnorab : STD_LOGIC;
11
                                                     23
                                                        END behavorial;
```

Code 10: XOR gate

#### $\Downarrow$ q2-st.vhd $\Downarrow$

```
IBRARY IEEE;
   USE IEEE.STD_LOGIC_1164.ALL;
                                                                   END COMPONENT;
                                                             16
                                                             17
   ENTITY q2 IS PORT (
                                                             18
                                                                BEGIN
      X3, X2, X1, X0 : IN STD_LOGIC;
Y3, Y2, Y1, Y0 : OUT STD_LOGIC
                                                                   CO : xor_nor PORT MAP(a => X3, b => '0', o
                                                             19
                                                                    => Y3);
                                                                   C1 : xor_nor PORT MAP(a => X3, b => X2, o
                                                                    => Y2);
  END q2;
                                                            21
                                                                   C2 : xor_nor PORT MAP(a => X2, b => X1, o
                                                                    => Y1);
   ARCHITECTURE structural OF q2 IS
10
                                                                   C3 : xor_nor PORT MAP(a => X1, b => X0, o
                                                            22
      COMPONENT xor_nor IS PORT (
a, b : IN STD_LOGIC;
o : OUT STD_LOGIC
                                                                    => YO);
12
13
                                                             23
                                                               END structural;
                                                            24
```

Code 11: Structural model

#### **\$\rightarrow\$ q2-tb.vhd \$\rightarrow\$**

```
IBRARY IEEE:
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;
                                                        COMPONENT q2
                                                  10
                                                  11
                                                              X3 : IN STD_LOGIC;
ENTITY q2_tb IS
                                                  12
END q2_tb;
                                                  13
                                                              X2 : IN STD_LOGIC;
                                                              X1 : IN STD_LOGIC;
                                                  14
ARCHITECTURE behavioral OF q2_tb IS
                                                              ΧO
                                                                   IN STD_LOGIC;
```

```
OUT STD_LOGIC;
               Y2 : OUT STD_LOGIC;
Y1 : OUT STD_LOGIC;
                                                                                 Y3 => output_vector(3),
Y2 => output_vector(2),
17
18
                                                                      35
                YO : OUT STD_LOGIC
                                                                                 Y1 => output_vector(1),
19
                                                                                 YO => output_vector(0)
                                                                      37
20
21
       END COMPONENT;
                                                                      38
22
                                                                      39
       SIGNAL input_vector : STD_LOGIC_VECTOR(3
                                                                             --stimulus process
stim_proc : PROCESS
23
                                                                      41
       SIGNAL output_vector : STD_LOGIC_VECTOR(3
24
                                                                      42
25
                                                                      44
                                                                                 FOR index IN 0 TO 15 LOOP
                                                                              input_vector <= STD_LOGIC_VECTOR(
to_unsigned(index, 4));</pre>
26
                                                                      45
       --INSTANTIATE the unit under test
uut : q2 PORT MAP(
    X3 => input_vector(3),
27
                                                                                     WAIT FOR 50 ns;
28
                                                                      46
                                                                                 END LOOP;
29
                                                                      47
           X2 => input_vector(2),
                                                                             END PROCESS;
           X1 => input_vector(1),
X0 => input_vector(0),
                                                                          ND behavioral;
31
32
```

Code 12: Testbench for all cases




Figure 5: Simulation Waveform




Figure 6: RTL Schematic

#### 5.3 Question -3

Write VHDL code to implement the logic function (F) with the three input variables x1, x2, and x3. The function (F) is equal to 1 if and only if two variables are equal to 1; otherwise, it is equal to zero.

- 1. Draw a truth table for the function (F), and use Karnaugh maps to simplify
- 2. Provide the following architectural styles:
  - Dateflow style
  - Behavioral style
  - Structural style using only NOR gates
- 3. Write a VHDL test bench to verify the operation of the logic circuit.
- 4. Provide a simulation waveform depicting all possible input cases.

Input	Output		
Х3	X2	X1	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Table 1: Truth table Probelm 3

X2 X1 X1	00	01	11	11
0	0	0	1	0
1	0	1	0	1

Table 2: K-map solution

Expression Obtained is:

$$F = x_1 x_2' x_3 + x_1' x_2 x_3 + x_1 x_2 x_3'$$
  
=  $((x_1' + x_2 + x_3')'(x_1 + x_2' + x_3')'(x_1' + x_2' + x_3'))$ 

#### ↓ q3-df.vhd ↓

Code 13: Dataflow model

```
USE IEEE.STD_LOGIC_1164.ALL;
                                                      14
ENTITY q3 IS PORT (
                                                            PROCESS (X1, X2, X3, A1, A2, A3)
                                                      15
   X1, X2, X3 : IN STD_LOGIC;
F : OUT STD_LOGIC
                                                      16
                                                                A1 <= X1 AND X2 AND NOT X3;
                                                      17
                                                                A2 \leq X1 XOR X2;
                                                      18
                                                                A3 \leftarrow A2 AND X3;
END q3;
                                                      19
                                                      20
                                                                F <= A1 OR A3;
                                                            END PROCESS;
ARCHITECTURE behavioral OF q3 IS
                                                      21
   SIGNAL A1, A2, A3 : STD_LOGIC;
                                                         END behavioral;
```

Code 14: Behavorial model

#### $\Downarrow$ q3-not.vhd $\Downarrow$

```
IBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
                                                        q3_not : PROCESS (a)
                                                  13
ENTITY q3_not IS
                                                  14
                                                  15
      a : IN STD_LOGIC;
                                                          o \le a NOR a;
                                                  16
      o : OUT STD_LOGIC);
                                                  17
                                                        END PROCESS q3_not;
END q3_not;
                                                  18
                                                    END behavorial;
ARCHITECTURE behavorial OF q3_not IS
```

Code 15: NOT gate using only NOR

#### $\Downarrow$ q3-or.vhd $\Downarrow$

```
BRARY IEEE;
                                                              q3_or : PROCESS (a, b, c, G1, G2, G3)
   USE IEEE.STD_LOGIC_1164.ALL;
                                                        15
  ENTITY q3_or IS PORT (
   a, b, c : IN STD_LOGIC;
                                                        16
                                                                  G1 \le a NOR b;
                                                        17
     o : OUT STD_LOGIC
                                                                  G2 <= G1 NOR G1;
                                                        18
                                                                  G3 <= G2 NOR c;
                                                        19
  END q3_or;
                                                                 o <= G3 NOR G3;
                                                        20
                                                              END PROCESS q3_or;
                                                        21
  ARCHITECTURE behavorial OF q3_or IS
                                                        22
     SIGNAL G1, G2, G3 : STD_LOGIC;
                                                           END behavorial;
11
                                                        23
```

Code 16: 3-input OR gate using only NOR

#### ↓ q3-and.vhd ↓

```
IBRARY IEEE;
                                                       q3and: PROCESS (a, b, c, F1, F2, F3, F4,
USE IEEE.STD_LOGIC_1164.ALL;
                                                        F5)
ENTITY q3_and IS PORT (
                                                          F1 <= a NOR a;
                                                 15
   a, b, c: IN STD_LOGIC;
                                                 16
                                                          F2 <= b NOR b;
   o : OUT STD_LOGIC
                                                 17
                                                          F3 <= c NOR c;
                                                          F4 <= F1 NOR F2;
                                                 18
END q3_and;
                                                 19
                                                          F5 <= F4 NOR F4;
                                                          o <= F5 NOR F3;
                                                 20
ARCHITECTURE behavorial OF q3_and IS
                                                 21
   SIGNAL F1, F2, F3, F4, F5 : STD_LOGIC;
                                                 22
                                                       END PROCESS q3_and;
                                                 23 END behavorial;
```

#### Code 17: 3-input AND gate using only NOR

#### **\$\$ q3-st.vhd \$\$**

```
IBRARY IEEE;
   JSE IEEE.STD_LOGIC_1164.ALL;
                                                                    COMPONENT q3_not IS PORT (
   a : IN STD_LOGIC;
                                                              25
   ENTITY q3 IS PORT (
                                                              26
      X1, X2, X3 : IN STD_LOGIC;
F : OUT STD_LOGIC
                                                                        o : OUT STD_LOGIC
                                                              27
                                                              28
                                                                    END COMPONENT;
                                                              29
   END q3;
                                                              30
                                                                 BEGIN
                                                              31
   ARCHITECTURE structural OF q3 IS
                                                                    N1 : q3\_not PORT MAP(a => X1, o => A1);
10
                                                              32
      SIGNAL A1, A2, A3, A4, A5, A6 : STD_LOGIC;
                                                                    N2 : q3_not PORT MAP(a => X2, o => A2);
11
                                                              33
                                                                    N3 : q3_not PORT MAP(a => X3, o => A3);
12
13
      COMPONENT q3_and IS PORT (
                                                              35
                                                                        : q3_and PORT MAP(a => A1, b => X2, c =>
          a, b, c : IN STD_LOGIC;
                                                                      X3, o => A4);
14
                                                                    N5 : q3_and PORT MAP(a \Rightarrow A2, b \Rightarrow X1, c \Rightarrow
15
          o : OUT STD_LOGIC
          );
                                                                       X3, o => A5);
16
                                                                    N6 : q3_and PORT MAP(a \Rightarrow A3, b \Rightarrow X1, c \Rightarrow
      END COMPONENT;
17
                                                              37
                                                                       X2, o => A6);
18
                                                                    N7 : q3_{or} PORT MAP(a \Rightarrow A4, b \Rightarrow A5, c \Rightarrow
      COMPONENT q3_or IS PORT (
19
                                                              38
         a, b, c : IN STD_LOGIC;
o : OUT STD_LOGIC
                                                                      A6, o \Rightarrow F;
20
                                                                      structural;
21
22
```

Code 18: Structural model

#### **\$\$ q3-tb.vhd \$\$**

```
IBRARY IEEE;
                                                              uut : q3 PORT MAP(
  USE IEEE.STD_LOGIC_1164.ALL;
                                                        20
  USE IEEE.NUMERIC_STD.ALL;
                                                        21
                                                                 X3 => input(2),
                                                                 X2 => input(1),
X1 => input(0),
                                                        22
  ENTITY q3_tb IS
                                                        23
  END q3_tb;
                                                                 F => output
                                                        24
                                                        25
   ARCHITECTURE behavioral OF q3_tb IS
     COMPONENT q3
                                                        27
                                                              stim_proc : PROCESS
         PORT (
10
                                                        28
            X1, X2, X3 : IN STD_LOGIC;
F : OUT STD_LOGIC
11
                                                        29
                                                                 FOR index IN 0 TO 7 LOOP
                                                        30
12
                                                                    input <= STD_LOGIC_VECTOR(TO_UNSIGNED
                                                        31
14
     END COMPONENT;
                                                               (index, 3));
                                                                   WAIT FOR 50 ns;
15
     SIGNAL input : STD_LOGIC_VECTOR(2 DOWNTO 0)
                                                                 END LOOP;
                                                              END PROCESS;
                                                        34
     SIGNAL output : STD_LOGIC := '0';
17
                                                            ND behavioral;
```

Code 19: Testbench for all cases




Figure 7: Simulation Waveform for Problem 3




Figure 8: RTL Schematic for Problem 3

#### 5.4 Question -4

Write VHDL code to implement the implicit sum of products (SOP) and product of sums (POS) logic functions.

$$F(x_1, x_2, x_3, x_4) = \sum (m_0, m_1, m_4, m_5, m_8, m_9, m_{14}, m_{15})$$
  
$$F(x_1, x_2, x_3, x_4) = \prod (M_0, M_1, M_5, M_8, M_9, M_{13}, M_{15})$$

- 1. Draw a truth table for the function (F), and use Karnaugh maps to simplify
- 2. Provide the following architectural styles:
  - Dateflow style
  - Behavioral style
  - Structural style using only NOR gates
- 3. Write a VHDL test bench to verify the operation of the logic circuit.
- 4. Provide a simulation waveform depicting all possible input cases.

	Inp	out		Out	put
X1	X2	Х3	X4	F1	F2
0	0	0	0	1	0
0	0	0	1	1	0
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	1	1
0	1	0	1	1	0
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	1	0
1	0	0	1	1	0
1	0	1	0	0	1
1	0	1	1	0	1
1	1	0	0	0	1
1	1	0	1	0	0
1	1	1	0	1	1
1	1	1	1	1	0

Figure 9: Truth table Problem 4




Figure 10: SOP and POS K-map reduction F1 and F2

$$F_1 = X_1'X_3' + X_1X_2X_3 + X_2'X_3'$$

$$F_2 = (X_3 + X_4)(X_1' + X_2' + X_4')(X_2 + X_3)$$

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY q4_sop IS PORT (

X1, X2, X3, X4 : IN STD_LOGIC;
Y : OUT STD_LOGIC

7);
END q4_sop;

9

ARCHITECTURE dataflow OF q4_sop IS

ARCHITECTURE dataflow OF q4_sop IS

11

12

BEGIN

Y <= (NOT X1 AND NOT X3) OR (NOT X2 AND NOT X3)

X3) OR (X1 AND X2 AND X3);

END dataflow;
```

Code 20: Dataflow model SOP

#### **\$\$ q4sop-be.vhd \$\$**

```
IBRARY IEEE;
   USE IEEE.STD_LOGIC_1164.ALL;
                                                             PROCESS (X1, X2, X3, X4, Y1, Y2, Y3)
                                                       16
   ENTITY q4_sop IS PORT (
                                                       17
     X1, X2, X3, X4 : IN STD_LOGIC;
Y : OUT STD_LOGIC
                                                                 Y1 <= NOT X1 AND NOT X3;
                                                       18
                                                       19
                                                                 Y2 <= NOT X2 AND NOT X3;
                                                                Y3 <= X1 AND X2 AND X3;
                                                       20
  END q4_sop;
                                                       21
                                                                Y <= Y1 OR Y2 OR Y3;
                                                       22
   ARCHITECTURE behavorial OF q4_sop IS
                                                             END PROCESS;
                                                       23
     SIGNAL Y1, Y2, Y3 : STD_LOGIC;
                                                       24
                                                           END behavorial;
12
                                                       25
  BEGIN
```

Code 21: Behavorial model SOP

#### $\Downarrow$ q4-not.vhd $\Downarrow$

```
USE IEEE.STD_LOGIC_1164.ALL;
                                                     BEGIN
                                                   12
                                                   13
                                                        q4_not : PROCESS (a)
ENTITY q4_not IS
                                                   14
   PORT (
                                                   15
      a : IN STD_LOGIC;
                                                   16
                                                           o \le a NOR a;
                                                        END PROCESS q4_not;
      o : OUT STD_LOGIC);
                                                   17
END q4_not;
                                                   18
                                                      END behavorial;
ARCHITECTURE behavorial OF q4_not IS
```

Code 22: NOT gate implementation using only NOR

#### $\Downarrow$ q4-or.vhd $\Downarrow$

```
USE IEEE.STD_LOGIC_1164.ALL;
                                                           q4_or : PROCESS (a, b, c, G1, G2, G3)
                                                     14
                                                     15
  ENTITY q4_or IS PORT (
                                                     16
     a, b, c : IN STD_LOGIC;
                                                     17
                                                              G1 <= a NOR b;
                                                              G2 <= G1 NOR G1;
     o : OUT STD_LOGIC
                                                     18
                                                              G3 <= G2 NOR c;
                                                     19
                                                              o <= G3 NOR G3;
  END q4_or;
                                                     20
                                                     21
                                                           END PROCESS q4_or;
  ARCHITECTURE behavorial OF q4_or IS
                                                     22
10
     SIGNAL G1, G2, G3 : STD_LOGIC;
11
                                                     23
                                                        END behavorial;
```

Code 23: 3-input OR gate implementation using only NOR

```
q4and: PROCESS (a, b, c, F1, F2, F3, F4,
  USE IEEE.STD_LOGIC_1164.ALL;
                                                             F5)
                                                       14
  ENTITY q4_and IS PORT (
                                                       15
                                                                F1 <= a NOR a;
     a, b, c : IN STD_LOGIC;
o : OUT STD_LOGIC
                                                                F2 <= b NOR b;
                                                       16
                                                       17
                                                                F3 <= c NOR c;
                                                                F4 <= F1 NOR F2;
  );
                                                       18
                                                                F5 <= F4 NOR F4;
  END q4_and;
                                                       19
                                                       20
                                                                o <= F5 NOR F3;
  ARCHITECTURE behavorial OF q4_and IS
                                                       21
     SIGNAL F1, F2, F3, F4, F5 : STD_LOGIC;
                                                             END PROCESS q4_and;
11
                                                       22
                                                          END behavorial;
```

Code 24: 3-input AND gate implementation using only NOR

#### **\$\$ q4sop-st.vhd \$\$**

```
IBRARY IEEE;
                                                            END COMPONENT;
  USE IEEE.STD_LOGIC_1164.ALL;
                                                      24
                                                           COMPONENT q4_not IS PORT (
                                                      25
  ENTITY q4_sop IS PORT (
                                                              a : IN STD_LOGIC;
     X1, X2, X3, X4 : IN STD_LOGIC;
                                                              o : OUT STD_LOGIC
                                                     27
     Y : OUT STD_LOGIC
                                                           END COMPONENT;
                                                     29
  END q4_sop;
                                                      30
                                                      31
  ARCHITECTURE structural OF q4_sop IS
                                                           N1 : q4\_not PORT MAP(a => X1, o => A1);
10
                                                      32
                                                           N2 : q4_not PORT MAP(a => X2, o => A2);
     SIGNAL A1, A2, A3, A4, A5, A6 : STD_LOGIC;
11
                                                      33
12
                                                      34
                                                              : q4_not PORT MAP(a => X3, o => A3);
                                                           N4 : q4_and PORT MAP(a => A1, b => A3, c =>
     COMPONENT q4_and IS PORT (
                                                      35
                                                             '1', o => A4);
        a, b, c : IN STD_LOGIC;
14
                                                           N5 : q4_and PORT MAP(a => A2, b => A3, c => '1', o => A5);
        o : OUT STD_LOGIC
15
                                                      36
16
     END COMPONENT;
                                                           N6 : q4_and PORT MAP(a => X1, b => X2, c =>
                                                      37
17
                                                             X3, o => A6);
18
                                                           N7 : q4_{or} PORT MAP(a => A4, b => A5, c =>
     COMPONENT q4_or IS PORT (
19
                                                      38
        a, b, c : IN STD_LOGIC;
                                                            A6, o \Rightarrow Y;
        o : OUT STD_LOGIC
                                                         ND structural;
21
```

Code 25: Structural model SOP

#### $\Downarrow$ q4sop-tb.vhd $\Downarrow$

```
IBRARY IEEE;
  USE IEEE.STD_LOGIC_1164.ALL;
                                                         23
                                                               --INSTANTIATE the unit under test uut : q4\_sop PORT MAP(
  USE IEEE.NUMERIC_STD.ALL;
                                                         24
                                                         25
  ENTITY q4_sop_tb IS
                                                                   X1 => input_vector(3),
                                                                   X2 => input_vector(2),
  END q4_sop_tb;
                                                         27
                                                                   X3 => input_vector(1),
                                                         28
   ARCHITECTURE behavioral OF q4_sop_tb IS
                                                                   X4 => input_vector(0),
      - component declaaration for the Unit
Under Test (UUT)
                                                                   Y => output
                                                         30
                                                               );
                                                         31
      COMPONENT q4_sop
                                                         32
10
11
                                                         33
            X1 : IN STD_LOGIC;
12
                                                         34
                                                               stim_proc : PROCESS
            X2 : IN STD_LOGIC;
                                                         35
            X3 : IN STD_LOGIC;
X4 : IN STD_LOGIC;
14
                                                         36
                                                         37
                                                                   FOR index IN 0 TO 15 LOOP
15
             Y : OUT STD_LOGIC
                                                                     input_vector <= STD_LOGIC_VECTOR(</pre>
                                                         38
16
                                                                to_unsigned(index, 4));
17
      END COMPONENT;
                                                                     WAIT FOR 50 ns;
18
                                                         39
                                                                   END LOOP;
19
                                                               END PROCESS;
      SIGNAL input_vector : STD_LOGIC_VECTOR(3
      DOWNTO O) := "0000";
                                                            END behavioral;
                                                         42
      SIGNAL output : STD_LOGIC := '0';
```

Code 26: Testbench for all posible cases SOP



Figure 11: Simulation Waveform SOP




Figure 12: RTL Schematic SOP

#### $\Downarrow$ q4pos-df.vhd $\Downarrow$

Code 27: Dataflow model POS

```
USE IEEE.STD_LOGIC_1164.ALL;
                                                                   PROCESS (X1, X2, X3, X4, Y1, Y2, Y3)
                                                            15
                                                            16
  ENTITY q4_pos IS PORT (
                                                            17
      X1, X2, X3, X4 : IN STD_LOGIC;
Y : OUT STD_LOGIC
                                                                      Y1 <= X3 OR NOT X4;
                                                            18
                                                                      Y2 <= X2 OR X3;
                                                            19
                                                                      Y3 <= NOT X1 OR NOT X2 OR NOT X4;
  );
                                                            20
  END q4_pos;
                                                                      Y \leftarrow Y1 \quad AND \quad Y2 \quad AND \quad Y3;
                                                            21
                                                            22
   ARCHITECTURE behavorial OF q4_pos IS
                                                            23
                                                                   END PROCESS;
10
      SIGNAL Y1, Y2, Y3 : STD_LOGIC;
11
                                                            24
12
                                                            25
                                                                END behavorial;
  BEGIN
```

Code 28: Behavorial model POS

#### **\$\$ q4pos-st.vhd \$\$**

```
IBRARY IEEE;
                                                             END COMPONENT;
  USE IEEE.STD_LOGIC_1164.ALL;
                                                       24
                                                             COMPONENT q4_not IS PORT (
   a : IN STD_LOGIC;
                                                       25
   ENTITY q4_pos IS PORT (
                                                       26
     X1, X2, X3, X4 : IN STD_LOGIC;
                                                                o : OUT STD_LOGIC
                                                       27
     Y : OUT STD_LOGIC
                                                       28
                                                             END COMPONENT;
                                                       29
  END q4_pos;
                                                       30
                                                       31
  ARCHITECTURE structural OF q4_pos IS
                                                             N1 : q4\_not PORT MAP(a => X1, o => A1);
10
                                                       32
     SIGNAL A1, A2, A3, A4, A5, A6 : STD_LOGIC;
                                                             N2 : q4\_not PORT MAP(a => X2, o => A2);
11
12
                                                             N3 : q4_not PORT MAP(a => X4, o => A3);
                                                       34
                                                             N4 : q4_or PORT MAP(a => A1, b => A2, c =>
     COMPONENT q4and IS PORT (
13
                                                       35
         a, b, c : IN STD_LOGIC;
                                                              A3, o => A4);
14
                                                            N5 : q4_or PORT MAP(a => X3, b => A3, c => '0', o => A5);
         o : OUT STD_LOGIC
15
                                                       36
16
                                                             N6 : q4_{or} PORT MAP(a => X2, b => X3, c =>
     END COMPONENT;
17
                                                       37
                                                              '0', o => A6);
18
                                                             N7 : q4_and PORT MAP(a => A4, b => A5, c =>
19
     COMPONENT q4_or IS PORT (
                                                       38
        a, b, c : IN STD_LOGIC;
                                                               A6, \circ => Y);
20
         o : OUT STD_LOGIC
                                                         END structural;
21
22
```

Code 29: Structural model POS

#### $\Downarrow$ q4pos-tb.vhd $\Downarrow$

```
IBRARY IEEE;
  USE IEEE.STD_LOGIC_1164.ALL;
                                                           23
                                                                 --INSTANTIATE the unit under test uut : q4_pos PORT MAP(
  USE IEEE.NUMERIC_STD.ALL;
                                                          24
                                                           25
                                                                    X1 => input_vector(3),
  ENTITY q4_pos_tb IS
                                                           26
                                                                    X2 => input_vector(2),
X3 => input_vector(1),
  END q4_pos_tb;
                                                           27
                                                           28
   ARCHITECTURE behavioral OF q4_pos_tb IS
                                                                    X4 => input_vector(0),
                                                          29
                                                                    Y => output
                                                           30
                                                                 );
                                                           31
      COMPONENT q4_pos
                                                           32
10
11
                                                           33
             X1 : IN STD_LOGIC;
                                                                 stim_proc : PROCESS
12
                                                           34
             X2 : IN STD_LOGIC;
                                                          35
14
             X3 : IN STD_LOGIC;
                                                           36
             X4 : IN STD_LOGIC;
Y : OUT STD_LOGIC
                                                                    FOR index IN 0 TO 15 LOOP
15
                                                           37
                                                                       input_vector <= STD_LOGIC_VECTOR(</pre>
16
                                                           38
                                                                  to_unsigned(index, 4));
17
      END COMPONENT;
18
                                                           39
                                                                       WAIT FOR 50 ns;
                                                                    END LOOP;
19
      SIGNAL input_vector : STD_LOGIC_VECTOR(3
                                                                 END PROCESS;
                                                           41
                                                              END behavioral;
      SIGNAL output : STD_LOGIC := '0';
```

Code 30: Testbench for all posible cases POS




Figure 13: Simulation Waveform POS




Figure 14: RTL Schematic POS

#### 5.5 Question -5

Write VHDL code to implement a 2:1 MUX having inputs x1 and x2, select line s and output y.

- 1. Provide the following architectural implementations:
  - Using WHEN-ELSE statement
  - IF-THEN-ELSE statement
- 2. Write a VHDL test bench to verify the operation of the 2:1 MUX.
- 3. Provide a simulation waveform depicting all possible input cases.

Select	Inj	put	Output
S	X2	X1	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

Figure 15: Truth Table 2:1 multiplexer

The required Boolean Equation is ,  $Y = SX_2 + S'X_1$ 

#### **\$\$ q5-when-else.vhd \$\$**

Code 31: 2:1 MUX implementation using WHEN-ELSE statement

#### $\Downarrow$ q5-if-then-else.vhd $\Downarrow$

Code 32: 2:1 MUX implementation using IF-THEN-ELSE statement

#### **\$\$ q5-tb.vhd \$\$**

```
IBRARY IEEE;
   USE IEEE.STD_LOGIC_1164.ALL;
                                                                 uut : q5_mux2_1 PORT MAP(
S => input(2),
  USE IEEE.NUMERIC_STD.ALL;
                                                           22
                                                           23
                                                                     X2 => input(1),
X1 => input(0),
   ENTITY q5_mux2_1_tb IS
                                                           24
  END q5_mux2_1_tb;
                                                           25
                                                                     Y => output
                                                           26
   ARCHITECTURE behavioral OF q5_mux2_1_tb IS
                                                           27
      COMPONENT q5_mux2_1
                                                           28
10
                                                           29
                                                                 stim_proc : PROCESS
             S : IN STD_LOGIC;
11
                                                           30
             X1 : IN STD_LOGIC;
X2 : IN STD_LOGIC;
Y : OUT STD_LOGIC
                                                           31
12
13
                                                           32
                                                                     FOR index IN 0 TO 7 LOOP
                                                                        input <= STD_LOGIC_VECTOR(TO_UNSIGNED
14
                                                           33
                                                                  (index, 3));
15
16
      END COMPONENT;
                                                           34
                                                                        WAIT FOR 50 ns;
                                                                     END LOOP;
17
      SIGNAL input : STD_LOGIC_VECTOR(2 DOWNTO 0)
                                                                 END PROCESS;
      SIGNAL output : STD_LOGIC;
                                                             END behavioral;
```

Code 33: Testbench for all possible cases




Figure 16: Simulation Waveform




Figure 17: RTL Schematic

#### 5.6 Question -6

Write VHDL code to implement a 4:1 MUX having inputs x1, x2, x3 and x4, select lines s1, s0 and output y using three 2:1 multiplexers as the basic building blocks.

- 1. Use a hierarchical design approach:
  - (a) Create component definitions in separate (.vhd) files. Use either Dataflow or Behavioral or Structural design styles.
  - (b) Use Structural design style for the 4:1 MUX architecture:
    - i. Make use of 2:1 MUX component declaration.
    - ii. Make use of 2:1 MUX component instantiation.
- 2. Write a VHDL test bench to verify the operation of the 2:1 MUX.
- 3. Provide a simulation waveform depicting all possible input cases.




Figure 18: MUX using three 2:1 MUX as basic building blocks

#### $\Downarrow$ q5-when-else.vhd $\Downarrow$

Code 34: 2:1 MUX implementation using WHEN-ELSE statement

#### $\Downarrow$ q6-st.vhd $\Downarrow$

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
                                                                                    Х2,
                                                                                         S : IN STD_LOGIC;
                                                                              Y : OUT STD_LOGIC
                                                                   16
  ENTITY q6_mux4_1 IS PORT (
                                                                   17
      X1, X2, X3, X4, S0, S1 : IN STD_LOGIC; Y : OUT STD_LOGIC
                                                                   18
                                                                   19
                                                                   20
                                                                          MO : q5_mux2_1 PORT MAP(X1 => X1, X2 => X2)
                                                                          S => S0, Y => F1);
M1 : q5_mux2_1 PORT MAP(X1 => X3, X2 => X4,
  END q6_mux4_1;
                                                                   21
                                                                          S => S0, Y => F2);

M2 : q5_mux2_1 PORT MAP(X1 => F1, X2 => F2,

S => S1, Y => Y);
   ARCHITECTURE structural OF q6_mux4_1 IS SIGNAL F1, F2 : STD_LOGIC;
11
                                                                   22
12
       COMPONENT q5_mux2_1 IS PORT (
                                                                            structural;
```

Code 35: 4:1 MUX implementation using three 2:1 MUX: Structural model

#### **\$\$ q6-tb.vhd \$**\$\$

```
S0 => select_vector(0),
S1 => select_vector(1),
   USE IEEE.STD_LOGIC_1164.ALL;
   USE IEEE.NUMERIC_STD.ALL;
                                                                25
                                                                          X1 => input_vector(3),
                                                                26
                                                                          X2 => input_vector(2),
   ENTITY q6_mux4_1_tb IS
                                                                27
   END q6_mux4_1_tb;
                                                                28
                                                                          X3 => input_vector(1),
                                                               29
                                                                          X4 => input_vector(0),
   ARCHITECTURE behavioral OF q6_mux4_1_tb IS
                                                                          Y => output
                                                                30
       -- component declaaration for the Unit
Under Test (UUT)
                                                                31
                                                               32
      COMPONENT q6_mux4_1
                                                                33
                                                                34
                                                                      stim_proc : PROCESS
11
              X1, X2, X3, X4, S0, S1 : IN STD_LOGIC
12
                                                               35
              Y : OUT STD_LOGIC
                                                                          FOR selector IN 0 TO 3 LOOP
13
                                                                37
                                                                              select_vector <= STD_LOGIC_VECTOR(
14
                                                                38
                                                                        to_unsigned(selector, 2));
    FOR index IN 0 TO 15 LOOP
    input_vector <= STD_LOGIC_VECTOR(</pre>
15
      END COMPONENT;
16
      {\tt SIGNAL} \  \  {\tt select\_vector} \  \  : \  \  {\tt STD\_LOGIC\_VECTOR} \  \  (1
17
                                                                        to_unsigned(index, 4));
WAIT FOR 40 ns;
       DOWNTO 0) := "00";
      SIGNAL input_vector : STD_LOGIC_VECTOR(3
                                                                41
18
                                                                42
      SIGNAL output : STD_LOGIC := '0';
                                                                          END LOOP;
                                                                43
                                                                      END PROCESS;
                                                                44
21
                                                                    ND behavioral;
22
```

Code 36: Testbench for all possible cases




Figure 19: Simulation Waveform 0 ns to 700 ns




Figure 20: Simulation Waveform 700 ns to 1300 ns




Figure 21: Simulation Waveform 1300 ns to 1900 ns




Figure 22: Simulation Waveform 1900 ns to 2600 ns




Figure 23: RTL Schematic

#### 5.7 Question -7

Write VHDL code to implement a 4-bit adder/subtractor using four 1-bit full adders.

- 1. Use a Structural architecture style with hierarchical design approach:
  - (a) Use 1-bit adder as the basic building block
  - (b) Implement the 4-bit adder/subtractor using four 1-bit full adders.
- 2. Write a VHDL test bench to verify the operation of the 4-bit adder/subtractor.
- 3. Provide a simulation waveform depicting all possible input cases.

The required Boolean equation is:

```
S = X \oplus Y \oplus C_{in}C_{out} = XY + (X \oplus Y)C_{in}
```

#### $\Downarrow$ q7-xor.vhd $\Downarrow$

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ARCHITECTURE dataflow OF q7_xor IS

ENTITY q7_xor IS PORT (

i1, i2: IN STD_LOGIC;

o1: OUT STD_LOGIC;

i2 o1 <= i1 XOR i2;

END dataflow;
```

Code 37: XOR gate implementation

#### $\Downarrow$ full-adder.vhd $\Downarrow$

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

BEGIN

ENTITY full_adder IS PORT (

i1, i2, cin : IN STD_LOGIC;

sum, cout : OUT STD_LOGIC

END full_adder;

sum <= i1 XOR i2 XOR cin;

cout <= (i1 AND i2) OR ((i1 XOR i2) AND cin
);

END dataflow;
```

Code 38: Full adder implementation

#### **\$\$ q7-st.vhd \$\$**

```
IBRARY IEEE;
                                                           END COMPONENT;
  USE IEEE.STD_LOGIC_1164.ALL;
                                                      18
                                                           COMPONENT full_adder IS PORT (
  ENTITY q7_add_sub IS PORT (
                                                      19
                                                              i1, i2, cin : IN STD_LOGIC;
     X3, X2, X1, X0, Y3, Y2, Y1, Y0, A_S: IN
                                                              sum, cout : OUT STD_LOGIC
      STD_LOGIC;
                                                     21
     S4, S3, S2, S1, S0 : OUT STD_LOGIC
                                                     22
                                                      23
                                                           END COMPONENT;
  END q7_add_sub;
                                                      24
                                                      25
  ARCHITECTURE structural OF q7_add_sub IS
                                                           A0 : q7\_xor PORT MAP(i1 => A_S, i2 => Y0,
10
                                                      26
                                                            01 => F0);
     SIGNAL F0, F1, F2, F3, C1, C2, C3:
                                                           A1 : full_adder PORT MAP(i1 => X0, i2 => F0
      STD_LOGIC;
                                                            , cin => A_S, sum => S0, cout => C1);
     COMPONENT q7_xor IS PORT (
    i1, i2 : IN STD_LOGIC;
                                                      28
14
                                                           A2 : q7\_xor PORT MAP(i1 => A_S, i2 => Y1,
        o1 : OUT STD_LOGIC
```

Code 39: 4-bit adder/subtractor implementation using four 1-bit full-adder: Structural model

#### **\$\$ q7-tb.vhd \$\$**

```
IBRARY IEEE;
                                                              X2 => input_vector1(2),
  USE IEEE.STD_LOGIC_1164.ALL;
                                                              X1 => input_vector1(1),
                                                     29
  USE IEEE.NUMERIC_STD.ALL;
                                                              X0 => input_vector1(0),
                                                     30
                                                     31
  ENTITY q7_add_sub_tb IS
                                                              Y3 => input_vector2(3),
                                                     32
  END q7_add_sub_tb;
                                                     33
                                                              Y2 => input_vector2(2),
                                                     34
                                                              Y1 => input_vector2(1),
                                                              YO => input_vector2(0),
  ARCHITECTURE behavioral OF q7_add_sub_tb IS
                                                     35
                                                     36
                                                              S4 => output_vector(4),
                                                     37
10
     COMPONENT q7_add_sub
                                                     38
                                                              S3 => output_vector(3),
        PORT (
                                                              S2 => output_vector(2),
11
           X3, X2, X1, X0, Y3, Y2, Y1, Y0, A_S
                                                              S1 => output_vector(1),
                                                     40
12
       IN STD_LOGIC;
                                                     41
                                                              SO => output_vector(0)
           S4, S3, S2, S1, S0 : OUT STD_LOGIC
                                                     42
                                                          );
13
14
                                                     43
15
     END COMPONENT;
                                                          stim_proc : PROCESS
                                                     45
16
17
     SIGNAL addsub : STD_LOGIC := '1';
                                                     46
18
     SIGNAL input_vector1 : STD_LOGIC_VECTOR(3
                                                             FOR index1 IN 0 TO 15 LOOP
19
                                                     48
                                                                input_vector1 <= STD_LOGIC_VECTOR(</pre>
      DOWNTO O) := "0000";
                                                     49
     SIGNAL input_vector2 : STD_LOGIC_VECTOR(3
                                                           to_unsigned(index1, 4));
20
      DOWNTO 0) := "0000";
                                                                FOR index2 IN 0 TO 15 LOOP
                                                     50
     SIGNAL output_vector : STD_LOGIC_VECTOR(4
                                                                 input_vector2 <= STD_LOGIC_VECTOR(</pre>
21
                                                            to_unsigned(index2, 4));
      DOWNTO 0) := "00000";
                                                                    WAIT FOR 50 ns;
22
                                                     52
23
                                                     53
                                                                 END LOOP;
                                                              END LOOP;
24
                                                     54
     uut : q7_add_sub PORT MAP(
                                                           END PROCESS;
25
                                                     55
        A_S => addsub,
                                                         ND behavioral;
26
        X3 => input_vector1(3)
```

Code 40: Testbench for all possible cases




Figure 24: Simulation Waveform 4 bit Adder




Figure 25: Simulation Waveform for 4 bit Subtractor




Figure 26: RTL Schematic

# 6 Conclusion

In this Lab we programs various circuits in VHDL using Xilinx.We also familiarize ourselves with different architectural model like dataflow, behavioral and structural. Different waveforms and RTL schematic are included in this report.