


DESIGN OF (ALU) ARITHMETIC LOGIC UNIT

Mansoura University
ECE Department

TEAM MEMBERS



AMR LABIB ISSA



HASSAN MUHAMMED JUHA





ELSAYED ASHRAF

AGENDA

- Overview of the project
- Schematic of the project
- clock divider Block
- Debouncing Block
- ALU block
- Binary to BCD Block
- Implementation of 7 segment display on FPGA
- Anode Select Block
- Digit Control Block
- 7-segment decoder Block
- Module ALU TOP

OVERVIEW OF THE PROJECT

- Design and implement an 8-bit Arithmetic Logic Unit (ALU).
- Data Handling:
 - Operands loaded into 8-bit registers A and B via switches and push buttons.
 - Results stored in register C.
 - Operation selected using a 3-bit mode register.
- Supported Operations (6 total):
 - a. Addition
 - b. Subtraction
 - c. Two's complement (negation)
 - d. Bitwise AND
 - e. Bitwise OR
 - f. Bitwise XOR
- Output Display:
 - Result shown in decimal form on seven-segment displays.
- System Modules:
 - ALU_TOP (main control)
 - Debounce circuits (stable inputs)
 - Decimal-to-BCD converter
 - Clock divider
 - Seven-segment multiplexer/decoder
- Outcome:
 - A fully functional 8-bit ALU system demonstrating:
 - Digital design principles
 - Modular implementation
 - Hardware-based arithmetic & logic processing



PROJECT CONCEPTS


8IMPLEMENTATION OF AN 8-BIT ALU

*SUPPORTING SIX DIFFERENT OPERATIONS

* ABILITY TO INPUT VALUES THROUGH SWITCHES.


* CONTROL OF OPERATION SELECTION VIA A MODE REGISTER.

* CLEAR DISPLAY OF A, B, AND C VALUES ON THE SEVEN-SEGMENT DISPLAY.




OUTCOME


A BLOCK DIAGRAM OF THE PROJECT



A SCHEMATIC OF THE PROJECT



OVERVIEW OF THE PROJECT



CLOCK DIVIDER

A clock divider is a digital circuit used to reduce the frequency of a high-speed clock signal and generate a slower clock output.


- It works by counting the input clock pulses using an internal counter.
- Once the counter reaches a predefined value, the circuit toggles the output clock and resets the counter.
- Repeating this process produces an output clock with a lower frequency but the same duty cycle (approximately 50%).
- A reset input ensures the divider can be initialized to a known state at any time.

This logic is widely used in timing control, digital systems, and embedded applications where slower clock signals are required from a high-frequency source.




```
1 module Clk_div #(parameter counter_div = 25'd249_999) (Clk,Reset,Clk_out);
2   input Clk, Reset;
3   output reg Clk_out;
4
5   reg [24:0] counter=0; // 25-bit counter for division
6
7   always @(posedge Clk or posedge Reset) begin
8     if (Reset) begin
9       counter <= 0;
10      Clk_out <= 0;
11    end else if (counter < counter_div ) begin // Adjust this value for desired frequency
12      counter <= counter + 1; // Increment counter
13    end else begin
14      Clk_out <= ~Clk_out; // Toggle output clock
15      counter <= 0; // Reset counter
16    end
17  end
18
19 endmodule //Clk_div
```

```
# Time: 0 ns, Clk_out: 0
# Time: 5000010 ns, Clk_out: 1
# Time: 10000010 ns, Clk_out: 0
# Time: 15000010 ns, Clk_out: 1
# Time: 20000010 ns, Clk_out: 0
# Time: 25000010 ns, Clk_out: 1
# Time: 30000010 ns, Clk_out: 0
# Time: 35000010 ns, Clk_out: 1
# Time: 40000010 ns, Clk_out: 0
# Time: 45000010 ns, Clk_out: 1
# Time: 50000010 ns, Clk_out: 0
# Time: 55000010 ns, Clk_out: 1
# Time: 60000010 ns, Clk_out: 0
# Time: 65000010 ns, Clk_out: 1
# Time: 70000010 ns, Clk_out: 0
# Break key hit
```



DEBOUNCING BLOCK



Bouncing occurs when two metal contacts in an electronic device generate multiple signals as they close or open. Debouncing is a hardware or software technique that ensures only a single signal is acted upon for each opening or closing of a contact.



- Ideal switch

VS

- Bouncing switch





DEBOUNCING MODULE :



```
1 module D_FF (Clk, Reset, D, Q, Qn);
2 input Clk, Reset, D;
3 output reg Q, Qn;
4 always @ (posedge Clk or posedge Reset) begin
5   if (Reset) begin
6     Q <= 0; // Reset Q to 0
7     Qn <= 1; // Reset Qn to 1
8   end else begin
9     Q <= D; // Set Q to D on clock edge
10    Qn <= ~D; // Set Qn to the inverse of D
11  end
12 end
13 endmodule //D_FF
```



```
1 module Debouncer (pb_in, Clk, Reset, pb_out);
2 input pb_in, Clk, Reset;
3 output pb_out; // Initialize output to 0
4 wire Q1, Qn2, Q1_and_Qn2; // Outputs from D flip-flops
5 // Instantiate the clock divider to generate a slower clock for debouncing
6 D_FF D_FF_1 (.Clk(Clk), .Reset(Reset), .D(pb_in), .Q(Q1), .Qn());
7 D_FF D_FF_2 (.Clk(Clk), .Reset(Reset), .D(Q1), .Q(), .Qn(Qn2));
8 and And1(Q1_and_Qn2, Q1, Qn2); // AND gate to combine outputs of D flip-flops
9 or Or1(pb_out, Q1, Q1_and_Qn2);
10 endmodule //Debouncer
11
```




ALU BLOCK

An ALU (Arithmetic Logic Unit) is a digital circuit designed to perform arithmetic and bitwise logical operations on binary values. It operates on binary numbers at the bit level for logical procedures and on entire numbers for arithmetic operations.

The registers are clocked by the global clock and the loading of these registers is controlled by the push buttons where :

- “Push button 0” is for register A
- “Push button 1” is for register B
- “Push button 2” is for register C
- “MODE” register form SW2, SW1, SW0 controls the function of ALU





ALU Control Signal Code	Operation
001	Addition
010	Subtraction
011	Negation of A
100	Bit-wise AND
101	Bit-wise OR
110	Bit-wise XOR

ALU BLOCK

```

1 module ALU (
2   input [7:0]sw,
3   input pb_a, pb_b, pb_op, reset, Clk,
4   output reg [8:0]Out_with_carry,
5   output reg [3:0] Letters,
6   output reg [7:0] LED
7 );
8 reg [7:0] A, B;
9 reg [2:0] OP_SEL;
10 always @(posedge Clk or posedge reset) begin
11   if (reset) begin
12     A <= 8'b0;
13     B <= 8'b0;
14     OP_SEL <= 3'b0;
15     LED <= 8'b0;
16     Letters <= 4'd0;
17     Out_with_carry <= 9'b0;
18   end
19   else if (pb_a) begin
20     A <= sw;
21     LED <= A;
22     Out_with_carry <= {1'b0, A };
23     Letters <= 4'hA;
24   end
25   else if (pb_b) begin
26     B <= sw;
27     LED <= B;
28     Out_with_carry <= {1'b0, B };
29     Letters <= 4'hB;
30   end
31   else if (pb_op) begin
32     OP_SEL <= sw[2:0];
33     LED <= {5'b0,OP_SEL};
34     Letters <= 4'hC;
35     case (OP_SEL)
36       3'b001 : Out_with_carry = A + B;
37       3'b010 : Out_with_carry = {1'b0,A - B};
38       3'b011 : Out_with_carry = {1'b0, ~A + 1};
39       3'b101 : Out_with_carry = {1'b0, A | B};
40       3'b110 : Out_with_carry = {1'b0, A ^ B};
41     default : Out_with_carry = 9'b0;
42   endcase
43 end
44 end
45 endmodule //ALU

```



```

VSIM 59> run -all
# A= 15 ,LED_A: 15 , Out with Carry = 15
# B= 5 ,LED_B: 5 , Out with Carry = 5
# Operation: 1 ,LED_OP: 1 , Out with Carry = 20
# Operation: 2 ,LED_OP: 2 , Out with Carry = 10
# Break in Module ALU_Testbench at C:/Users/mstfy/Desktop/ALU_Project/ALU_Testbench.v line 48
VSIM 60> run
VSIM 61>

```

BINARY TO BCD

BCD is often employed when decimal numbers need to be represented directly in hardware, as each 4-bit BCD digit maps directly to a decimal digit.


```
1 module DEC_To_BCD(input [8:0]BINARY,output reg [11:0]BCD);
2 integer i;
3 always @(*) begin
4     BCD = 12'b0;
5     for (i=8;i>=0;i=i-1)begin
6         BCD = {BCD[10:0],BINARY[i]};
7         if (i>0)begin
8             if (BCD[3:0]>4) BCD[3:0] = BCD[3:0] + 3;
9             if (BCD[7:4]>4) BCD[7:4] = BCD[7:4] + 3;
10            if (BCD[11:8]>4) BCD[11:8] = BCD[11:8] + 3;
11
12        end
13    end
14
15 end
16 endmodule //DEC To BCD
```

VSIM 34> run -all
binary_num = 29
binary_num = 12
binary_num =
binary_num = 9
binary_num = 26
binary_num = 39
binary_num = 10
binary_num = 1
binary_num = 25
binary_num = 26
binary_num = 37
binary_num = 31
binary_num = 49
binary_num = 39
binary_num = 50
binary_num = 19
binary_num = 19
binary_num = 48
binary_num = 11

```
VSIM 34> run -all
# binary_num = 292 bcd_num = 0010_1001_0010
# binary_num = 129 bcd_num = 0001_0010_1001
# binary_num =  9 bcd_num = 0000_0000_1001
# binary_num = 99 bcd_num = 0000_1001_1001
# binary_num = 269 bcd_num = 0010_0110_1001
# binary_num = 397 bcd_num = 0011_1001_0111
# binary_num = 101 bcd_num = 0001_0000_0001
# binary_num = 18 bcd_num = 0000_0001_1000
# binary_num = 257 bcd_num = 0010_0101_0111
# binary_num = 269 bcd_num = 0010_0110_1001
# binary_num = 374 bcd_num = 0011_0111_0100
# binary_num = 317 bcd_num = 0011_0001_0111
# binary_num = 493 bcd_num = 0100_1001_0011
# binary_num = 396 bcd_num = 0011_1001_0110
# binary_num = 505 bcd_num = 0101_0000_0101
# binary_num = 198 bcd_num = 0001_1001_1000
# binary_num = 197 bcd_num = 0001_1001_0111
# binary_num = 170 bcd_num = 0001_0111_0000
# binary_num = 485 bcd_num = 0100_1000_0101
# binary_num = 119 bcd_num = 0001_0001_1001
# binary_num = 18 bcd_num = 0000_0001_1000
# binary_num = 399 bcd_num = 0011_1001_1001
# binary_num = 498 bcd_num = 0100_1001_1000
# binary_num = 206 bcd_num = 0010_0000_0110
# binary_num = 232 bcd_num = 0010_0011_0010
# binary_num = 197 bcd_num = 0001_1001_0111
# binary_num = 348 bcd_num = 0011_0100_1000
# binary_num = 189 bcd_num = 0001_1000_1001
# binary_num =  45 bcd_num = 0000_0100_0101
# binary_num = 101 bcd_num = 0001_0000_0001
# Break in Module DEC_To_BCD_testbench at C:/U
```





DOUBLE DABBLE

1. If any digit is bigger or equal than 5 then add 3
 2. Shift all bits one to the left



IMPLEMENTATION OF 7-SEGMENT DISPLAY ON FPGA

The diagram shows our approach to implement it. At a particular instant only one of the four 7 segment displays will be active and so on. The frequency for updating will be so fast that we won't be able to notice the switching and it will appear as if it's glowing continuously.






ANODE SELECTOR

```

● ● ●
1 module AN_SEL (Clk,Reset,AN,sel);
2 input Clk, Reset;
3 output reg [3:0] AN;
4 output reg [1:0] sel; // 2-bit selector input
5
6 always @(posedge Clk or posedge Reset) begin
7     if (Reset) begin
8         sel <= 2'b00; // Reset selector to 0
9     end
10    else begin
11        sel <= sel + 1; // Increment selector on each clock cycle
12    end
13 end
14
15 always @(*) begin
16     case (sel)
17         2'b00: AN = 4'b1110; // Enable first 7_sig for Ones
18         2'b01: AN = 4'b1101; // Enable second 7_sig for Tens
19         2'b10: AN = 4'b1011; // Enable third 7_sig for Hundreds
20         2'b11: AN = 4'b0111; // Enable fourth 7_sig for Letters
21         default: AN = 4'b1111; // Disable all 7_seg
22     endcase
23 end
24 endmodule //AN_SEL



```



MUX 4x1 Control




```
1 module mux_4x1_control (Ones, Tens, Hundreds, Letters, AN_SEL,digit_BCD);
2 input [3:0] Ones, Tens, Hundreds, Letters;
3 input [1:0] AN_SEL; // 2-bit AN_SEL input
4 output reg [3:0] digit_BCD; // 4-bit output for BCD
5 always @(*) begin
6   case (AN_SEL)
7     2'b00: digit_BCD = Ones;      // Select Ones
8     2'b01: digit_BCD = Tens;     // Select Tens
9     2'b10: digit_BCD = Hundreds; // Select Hundreds
10    2'b11: digit_BCD = Letters; // Select Letters
11    default: digit_BCD = 4'b0000; // Default case to avoid latches
12  endcase
13 end
14
15 endmodule //mux_4x1_control
```






7 seg decooder



```
1 module seven_seg_decode (digit_BCD,seven_seg);
2   input [3:0] digit_BCD;
3   output reg [6:0] seven_seg;
4   always @(*) begin
5     case (digit_BCD)
6       4'd0: seven_seg = 7'b0000001;
7       4'd1: seven_seg = 7'b1001111;
8       4'd2: seven_seg = 7'b0010010;
9       4'd3: seven_seg = 7'b0000110;
10      4'd4: seven_seg = 7'b1001100;
11      4'd5: seven_seg = 7'b0100100;
12      4'd6: seven_seg = 7'b0100000;
13      4'd7: seven_seg = 7'b0001111;
14      4'd8: seven_seg = 7'b0000000;
15      4'd9: seven_seg = 7'b0000100;
16      4'hA: seven_seg = 7'b0001000;
17      4'hB: seven_seg = 7'b1100000;
18      4'hC: seven_seg = 7'b0110001;
19      default: seven_seg = 7'b1111111;
20    endcase
21  end
22 endmodule //seven_seg_decode
```



Common Anode Display



TOP Module



```
1 module ALU_TOP (pb_a, pb_b, pb_op, reset,Clk,sw,LED,AN_SEL,seven_seg_out);
2
3 input pb_a, pb_b, pb_op, reset, Clk;
4 input [7:0] sw;
5
6 output [3:0] AN_SEL;
7 output [6:0] seven_seg_out;
8 output [7:0] LED;
9
10 wire [11:0] BCD_out;
11 wire [8:0] Out_with_carry;
12 wire [3:0] seven_seg_in;
13 wire [3:0] Letters;
14 wire [1:0] sel_in;
15 wire pb_a_debounced, pb_b_debounced, pb_op_debounced,slow_clk;
16
17
18 // Clk Divider for slower clock signal
19 Clk_div #( .counter_div(25'd4)) clk_div_inst (.Clk(Clk), .Reset(reset), .Clk_out(slow_clk));
20
21 //Instantiate debounce modules for buttons and switches
22
23 Debouncer pb_a_debounce (.Clk(slow_clk), .Reset(reset), .pb_in(pb_a), .pb_out(pb_a_debounced));
24 Debouncer pb_b_debounce (.Clk(slow_clk), .Reset(reset), .pb_in(pb_b), .pb_out(pb_b_debounced));
25 Debouncer pb_op_debounce(.Clk(slow_clk), .Reset(reset), .pb_in(pb_op), .pb_out(pb_op_debounced));
26
27 //Instantiate ALU module
28 ALU alu_inst (
29   .sw(sw),
30   .pb_a(pb_a_debounced),
31   .pb_b(pb_b_debounced),
32   .pb_op(pb_op_debounced),
33   .reset(reset),
34   .Clk(Clk),
35   .Out_with_carry(Out_with_carry),
36   .Letters(Letters),
37   .LED(LED)
38 );
39
```

```
39
40 // Instantiate DEC_To_BCD module
41 DEC_To_BCD dec_to_bcd_inst (.BINARY(Out_with_carry), .BCD(BCD_out));
42
43 // Instantiate AN_SEL module
44 AN_SEL an_sel_inst (.Clk(slow_clk), .Reset(reset), .AN(AN_SEL), .sel(sel_in));
45
46 // Instantiate mux_control model
47 mux_4x1_control mux_control_inst (
48   .Ones(BCD_out[3:0]),
49   .Tens(BCD_out[7:4]),
50   .Hundreds(BCD_out[11:8]),
51   .Letters(Letters),
52   .AN_SEL(sel_in),
53   .digit_BCD(seven_seg_in)
54 );
55
56 // Instantiate seven_seg_decode module
57 seven_seg_decode seven_seg_decode_inst (
58   .digit_BCD(seven_seg_in),
59   .seven_seg(seven_seg_out)
60 );
61
62 endmodule //ALU_TOP
```

TOP Module TB



```
1 module ALU_TOP_testbench ();
2
3     reg pb_a_tb, pb_b_tb, pb_op_tb, reset_tb, Clk_tb
4     reg [7:0] sw_tb;
5
6     wire [7:0] LED_tb;
7     wire [3:0] AN_SEL_tb;
8     wire [6:0] seven_seg_out_tb;
9     integer i;
10
11    // Instantiate DUT
12    ALU_TOP dut (
13        .pb_a(pb_a_tb),
14        .pb_b(pb_b_tb),
15        .pb_op(pb_op_tb),
16        .sw(sw_tb),
17        .reset(reset_tb),
18        .Clk(Clk_tb),
19        .AN_SEL(AN_SEL_tb),
20        .LED(LED_tb),
21        .seven_seg_out(seven_seg_out_tb)
22    );
23
24    // Clock generation
25    initial begin
26        Clk_tb = 0;
27        forever #10 Clk_tb = ~Clk_tb; // 50 MHz clock
28    end
29
30    initial begin
31        reset_tb = 1;
32        #200 reset_tb = 0;
33        // Test case 1: Set A
34        pb_b_tb = 0; pb_op_tb = 0;
35        sw_tb = 8'b00000001; // Set A to 15
36        for (i = 0 ;i<15 ;i=i+1 ) begin
37            pb_a_tb=1;
38            #20;
39            pb_a_tb=~pb_a_tb;
40            #20;
41        end
42        pb_a_tb=1;
43        #550;
44        pb_a_tb = 0;
45        // Test case 2: Set B
46        #500 ;
47        sw_tb= 8'b00000101; // Set B to 5
48        #20;
49        for (i = 0 ;i<15 ;i=i+1 ) begin
50            pb_b_tb=1;
51            #20;
52            pb_b_tb=~pb_b_tb;
53            #20;
54        end
55        pb_b_tb=1;
56        #500;
57        pb_b_tb = 0;
58
59        // Test case 3: Perform addition
60        #500
61        sw_tb= 8'b00000001; // Set operation to addition
62        #20;
63        for (i =0 ;i<15 ;i=i+1 ) begin
64            pb_op_tb=1;
65            #20;
66            pb_op_tb=~pb_op_tb;
67            #20;
68        end
69        pb_op_tb=1;
70        #550;
71        pb_op_tb = 0;
72        #2000
73        $stop;
74    end
75
76    endmodule
77
```


Do file



```
1 vlib work
2 vlog ALU.v
3 vlog Clk_div.v
4 vlog D_FF.v
5 vlog Debouncer.v
6 vlog DEC_To_BCD.v
7 vlog AN_SEL.v
8 vlog mux_4x1_control.v
9 vlog seven_seg_decode.v
10 vlog ALU_TOP.v
11 vlog ALU_TOP_testbench.v
12 vsim -voptargs=+acc work.ALU_TOP_testbench
13 add wave *
14 run -all
15 #quit -sim
```


TOP Module TB

Reset On




TOP Module TB

Pb_xA_yOn




TOP Module TB

Pb_xB_{1-x}On




TOP Module TB

Pb_OPn



TOP Module TB

seven_seg_out



Conclusion

The full project, including all source files,
is available on GitHub: [ALU_Project](#)

Scan QR



THANK YOU