
```
Task_1_ALU.v
      module Task 1 ALU (A, B, opcode, ALU Out);
 2
          input [3:0] A ;
 3
          input [3:0] B;
 4
          input [1:0] opcode;
 5
          output reg [3:0] ALU Out;
 6
 7
 8
          always @(*) begin
 9
              case (opcode)
                  2'b00: ALU Out = A + B;
10
11
                  2'b01: ALU Out = A - B;
                  2'b10: ALU Out = A | B;
12
13
                  2'b11: ALU Out = A ^ B;
14
                  default: ALU Out = 4'b0000;
              endcase
15
16
          end
      endmodule //Task 1 ALL
17
```



```
module priority_encoder (
         input [3:0] in,
 2
 3
         output reg [1:0] out
 4
      );
 5
         always @(*) begin
 6
              casex (in)
 8
                  4'b1xxx: out = 2'b11;
 9
                  4'b01xx: out = 2'b10;
                  4'b001x: out = 2'b01;
10
                  4'b000x: out = 2'b00;
11
12
                  default: out = 2'b00;
13
              endcase
         end
14
15
     endmodule //priority encoder
16
```

priority\_cricouchy



```
mux_4x1_Gates.v
      module mux 4x1 Gates (in0,in1,in2,in3,c0,c1,out);
 1
 2
          input in0, in1, in2, in3,c0,c1;
 3
         output out;
 4
         wire [5:0] W;
 5
 6
 7
      not not0 (w[0], c0);
 8
      not not1 (w[1],c1);
 9
10
11
      and and0 (w[2],in0,w[0],w[1]);
12
      and and1 (w[3],in1,c0,w[1]);
13
      and and2 (w[4],in2,w[0],c1);
14
      and and3 (w[5],in3,c0,c1);
15
16
17
18
      or or0 (out,w[2],w[3],w[4],w[5]);
19
20
      endmodule //mux 4x1_Gates
21
```

