```
■ Task_1.v
     module Task_1(A,B,C,D,E,F,sel,out,out_bar);
     input A,B,C,D,E,F,sel;
3
     output out, out bar;
4
     wire ABC, DEF;
5
     assign ABC=A&B&C;
     assign DEF=~(D^E^F);
 6
     assign out=(sel)?DEF:ABC;
 8
     assign out bar=~out;
     endmodule
 9
```

```
Task 2.v
     module Task_2(a,b,c,f);
     input a,b,c;
 3
     output f;
 4
     wire a xor b,b xnor c;
 5
     assign a xor b=a^b;
     assign b xnor c=~(b^c);
 6
     assign f=a xor b&b xnor c&c;
 8
      endmodule
 9
```