
Design

Computer Architecture

1-<u>CPU</u>



CPU

Figure 1: CPU Diagram





Figure 2: CPU Circuit

2- ALSU Functions

	S ₃	S ₂	S ₁	S ₀	Cin =0	Cin = 1
Part A	0	0	0	0	F = A	F = A+1
	0	0	0	1	F = A + B	F = A+ B+1
PallA	0	0	1	0	F = A-B-1	F = A-B
	0	0	1	1	F= A- 1	F = 0
Part B	0	1	0	0	F = A and B	
	0	1	0	1	F = A or B	
	0	1	1	0	F = A xor B	
	0	1	1	1	F = Not A	
	1	0	0	0	F=Logic shift right A	
Don't C	1	0	0	1	F=Rotate right A	
Part C	1	0	1	0	F=Rotate right A with Carry	
	1	0	1	1	F=Arithmatic shift	right A
Part D	1	1	0	0	F=Logic shift left A	
	1	1	0	1	F=Rotate left A	
	1	1	1	0	F=Rotate left A with Carry	
	1	1	1	1	F = Arithmatic shift	left A

Figure 3: ALSU Functions

3-<u>CU</u>




4-CW functions

F0	F1	F7	2 F
F0 (8 bits)	F1 (4 bits)	F2 (3 bits)	F3 (2 bits)
Address of next microinstruction	0000: No transfe 0001: PC _{out} 0010: MDR _{out} 0011: Z _{out} 0100: Rsrc _{out} 0101: Rdst _{out} 0110: SPout 1000: SOURCE _o 1001: DESTIN _{ou} 1010: TEMP _{out} 1011: Addresse	001: PC _{in} 010: IR _{in} 011: Z _{in} 100: Rsrc _{in} 101: Rdst _{in} 110: SPin	00: No trer 01: MAR _{in} 10: MDR _{in} 11: TEMP
F4	F5	F6	F7
F4 (2 bits)	F5 (4 bits)	F6 (2 bits)	F7 (1 bit)
00: No transfer 01: Y _{in} 10: SOURCE _{in} 11: DESTIN _{in}	in ALSU file	00: No action 01: Read 10: Write 11: HLT	0: No action 1: Clear Y
F8	. F9	F10	F11
F8 (1 bit)	F9 (1 bit)	F10 (3 bits)	F11 (1 bit)
0: Carry-in = 0 1: Carry-in = 1	0: No action 1: FLAGS_E	000: No action 001: OR _{dst} 010: OR _{inddec} 011: OR _{inddet} 100: OR _{result} 101: OR2op 110: OR0p 111: OR1op	0: No action 1: PLA _{cut}

Figure 5: CW Functions

5-BitOring Circuit



6-ROM instructions




Figure 7: fetching Source & Branch operations & RTS




Figure 8: fetching Destination




Figure 9: Operation ORing & JSR




Figure 10: 2-Operand operations




Figure 11: 1-Operand operations