


# **μIR** – An intermediate representation for transforming and optimizing the microarchitecture of application accelerators

**Amirali Sharifian<sup>1</sup>**, Reza Hojabr<sup>1</sup>, Navid Rahimi<sup>1</sup>,  
Sihao Liu<sup>2</sup>, Apala Guha<sup>1</sup>  
Tony Nowatzki<sup>2</sup> and Arrvindh Shrironman<sup>1</sup>



<https://github.com/sfu-arch/uir>

Simon Fraser University<sup>1</sup>, UCLA<sup>2</sup>


SFU

**UCLA**  
Computer Science



# The Accelerator Flowchart



Study the Application



Object Detection Model




# The Accelerator Flowchart



Object Detection Model



RTL Design





# The Accelerator Flowchart

Study the Application




Design Hardware




New Software

Compiler




Object Detection Model




## RTL Design

```
40
41 # A map of names to methods that help
42 MODEL_BUILD_UTIL_MAP = {
43     'get_configs_from_pipeline_file':
44         config_util.get_configs_from_
45     'create_pipeline_proto_from_config':
46         config_util.create_pipeline_p_
```

# Problems With Design Flowchart




# ISA-based Flowchart




✓ Isolate Application from Architecture

# ISA-based Flowchart



✓ Isolate Application from Architecture


# ISA-based Flowchart



✓ Isolate Application from Architecture

► Not expressive enough to create hardware


# ISA-based Flowchart



✓ Isolate Application from Architecture


- ▶ Not expressive enough to create hardware
- ▶ Not precise enough to explore hardware

# $\mu$ IR — A New Accelerator Flowchart




✓ End-to-End flow – Existing software for behavior/functionality

# $\mu$ IR — A New Accelerator Flowchart




- ✓ End-to-End flow – Existing software for behavior/functionality
- ✓ Reduce effort – Compiler to extract behaviour

# $\mu$ IR – A New Accelerator Flowchart




- ✓ End-to-End flow – Existing software for behavior/functionality
- ✓ Reduce effort – Compiler to extract behaviour
- ✓ Design exploration – New model for exploring architectures

# $\mu$ IR – A New Accelerator Flowchart





- ✓ End-to-End flow – Existing software for behavior/functionality
- ✓ Reduce effort – Compiler to extract behaviour
- ✓ Design exploration – New model for exploring architectures
- ✓ Extensibility – Extensible to capture domain information


# $\mu$ IR – A New Accelerator Flowchart




- ✓ End-to-End flow – Existing software for behavior/functionality
- ✓ Reduce effort – Compiler to extract behaviour
- ✓ Design exploration – New model for exploring architectures
- ✓ Extensibility – Extensible to capture domain information




# $\mu$ IR A New Accelerator Flowchart




# $\mu$ IR A New Accelerator Flowchart



# $\mu$ IR A New Accelerator Flowchart




# $\mu$ IR A New Accelerator Flowchart



- Motivation
- **μIR behaviour graph**
- **μIR structural graph**
- Evaluation
- Summary

# $\mu$ IR Behavioural Graph (1/3)



```
parallel_for(i=0; I<(M-W); i++)
parallel_for(j=0; j<W; j++)
    output[i] += input[i+j] * weight[j];
```


$$Conv = \sum_{i=0}^{N-W} \sum_{j=0}^W W_{ij} * IN_{ij}$$

## $\mu$ IR Behavioural Graph (2/3)

```
parallel_for(i=0; I<(M-W); i++)
    parallel_for(j=0; j<W; j++)
        output[i] += input[i+j] * weight[j];
```

- Hierarchical and heterogeneous task graph

- ▶ Decompose the input program to task blocks.
- ▶ Graph of task blocks
  - Implement arbitrary heterogenous parallel and serial




# $\mu$ IR Behavioural Graph (3/3)

```
output[i] += input[i+j] * weight[j];
```


- **$\mu$ IR Dataflow graph for each task block**

- ▶ Pipelined (single and multi-cycle)
- ▶ Typed (e.g., FP precision)
- ▶ Non-deterministic cycle ops (e.g., Mem ops)
- ▶ Permits local transformations because tasks are asynchronous




- Motivation
- $\mu$ IR behaviour graph
- **$\mu$ IR structural graph**
- Evaluation
- Summary

# $\mu$ IR Structural Graph : Stage 0 – Unoptimized




# $\mu$ IR Structural Graph : Stage 1 – Locality




- Define custom memory hierarchy – Buffer, FIFO

# $\mu$ IR Structural Graph : Stage 1 – Locality




- Define custom memory hierarchy – Buffer, FIFO

# $\mu$ IR Structural Graph : Stage 2 – Tiling




- Define custom memory hierarchy – Buffer, FIFO
- Tiling asynchronous task blocks

# $\mu$ IR Structural Graph : Stage 3 – Pipelining



- Define custom memory hierarchy – Buffer, FIFO
- Tiling asynchronous task blocks
- Start pipelining the operands


# $\mu$ IR Structural Graph : Stage 3 – Pipelining



- Define custom memory hierarchy – Buffer, FIFO
- Tiling asynchronous task blocks
- Start pipelining the operands
- Define custom operator

# $\mu$ IR Structural Graph : Stage 4 Higher-Order Ops

- Extensible IR
  - Introduce new ops and new types
- Existing stages/transformations have to work
- $\mu$ IR components are generic: Dataflow nodes, buffers and memory network



- Motivation
- $\mu$ IR behaviour graph
- $\mu$ IR structural graph
- Evaluation
- Summary

# $\mu$ IR Targets

- **FPGA**
  - Arria 10 Soc
  - Scripted process



<https://github.com/sfu-arch/uir-fpga>



- **Cycle accurate simulation (e.g., gem5)**
  - C++ driver and a Python binding for ease of use
  - Cache-based memory interface




<https://github.com/sfu-arch/uir-sim>

# $\mu$ IR Iterative Optimizations — Stacking

- Normalized to the baseline accelerator

**Banking, Localization, Op-Fusion, Tiling**



# $\mu$ IR Productivity

	#Changes $\mu$ IR	#Changes Firrtl	Ratio
Saxpy	9	73	<b>9.3</b>
Stencil	12	142	<b>12.4</b>
Image Sca.	10	84	<b>8.4</b>

# Available Now!



<https://github.com/sfu-arch/uir>



<https://github.com/sfu-arch/uir-sim>



<https://github.com/sfu-arch/uir-fpga>



<https://github.com/sfu-arch/uir-docker>

Thanks to Open-Source community!