

Министерство науки и высшего образования Российской Федерации Федеральное государственное бюджетное образовательное учреждение высшего образования

«Московский государственный технический университет имени Н. Э. Баумана

(национальный исследовательский университет)» (МГТУ им. Н. Э. Баумана)

ФАКУЛЬТЕТ	«Информатика и системы управления»
КАФЕДРА «П	рограммное обеспечение ЭВМ и информационные технологии»

Отчет по лабораторной работе №4 по курсу "Архитектура ЭВМ"

Тема	Разработка ускорителей вычислений на платформе Xilinx Alveo			
Студе	ент Цветков И.А.			
Групп	ıa <u>ИУ7-53Б</u>			
Оценка (баллы)				
Препо	одаватель Дубровин Е.Н.			

Содержание

1	Теоритические основы		4	
	1.1	Технология разработки ускорителей вычислений на Xilinx Alveo	4	
	1.2	Описание архитектуры разрабатываемого ускорителя	5	
2	Вы	полнение лабораторной работы	7	
	2.1	Моделирование исходного проекта VINC	7	
	2.2	Моделирование проекта VINC, измененного по индивидульно-		
		му варианту	9	
	2.3	Линковка проекта	11	
	2.4	Тестирование	11	
За	Заключение			
Π	Приложение			

Введение

Основной целью данной работы является изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

В ходе лабораторной работы предлагается изучить основные сведения о платформе Xilinx Alveo U200, разработать RTL (Register Transfer Language, язык регистровых передач)) описание ускорителя вычислений по индивидуальному варианту, выполнить генерацию ядра ускорителя, выполнить синтез и сборку бинарного модуля ускорителя, разработать и отладить тестирующее программное обеспечение на серверной хост-платформе, провести тесты работы ускорителя вычислений.

1 Теоритические основы

При выполнении лабораторной работы будет использоваться усоритель вычислений на **Xilinx Alveo**.

1.1 Технология разработки ускорителей вычислений на Xilinx Alveo

Ускорителями вычислений принято называть специальные аппаратные устройства, способные выполнять ограниченный ряд задач с большей параллельностью и за меньшее время в сравнении с универсальными микропроцессорными ЭВМ. Как правило, ускоритель представляет собой структуру, включающую большое количество примитивных микропроцессорных устройств, объединенных шинами связей.

Создание ускорителей вычислений является трудоемким процессом, так как охватывает не только аппаратную разработку самого устройства, но и предполагает оптимизацию архитектуры ЭВМ для обеспечения наибольшей пропускной способности каналов передачи операндов и результатов, а также минимизации задержек и вычислительных затрат при ожидании работы ускорителей. Можно условно разделить ускорители на два класса: ускорители на основе СБИС и на основе ПЛИС.

В данной лабораторной работе мы изучим технологию создания ускорителей вычислений на основе ПЛИС. Основной плат ускорителя **Xilinx Alveo U200** является ПЛИС xcu200-fsgd2104-2-е архитектуры Xilinx UltraScale, выполненная по 16-нанометровой технологии. Плата обеспечивает взаимодействие с хост-системой через интерфейс PCIe gen3 x16, и помимо ПЛИС содержит 4 планки памяти DIMM DDR4 по 16 ГБ, и два QSFP разъема для подключения 100ГБ Ethernet сети.

Для работы с ускорительной платой разработано специальное окружение **XRT** (Xilinx Runtime), включающее компоненты пользовательского пространства и драйвера ядра. XRT поддерживает как карты ускорителей на основе PCIe, так и встроенную архитектуру на основе MPSoC (для встраиваемых плат с ПЛИС Xilinx), обеспечивающую стандартизованный программ-

1.2 Описание архитектуры разрабатываемо-го ускорителя

В ходе лабораторной работы будет использован базовый шаблон так называемого RTL проекта VINC, который может быть создан в IDE Xilinx Vitis и CAПР Xilinx Vivado. Шаблон VINC выполняет попарное сложение чисел исходного массива и сохраняет результаты во втором массиве. Проект VINC включает:

- проект ПО хоста, выполняющий инициализацию аппаратного ядра и его тестирование через OpenCL вызовы;
- синтезируемый RTL проект ядра ускорителя на языках Verilog и SystemVerilo
- функциональный тест ускорителя VINC на языке SystemVerilog.

Проект VINC представляет собой аппаратное устройство, связанное шиной AXI4 MM (Memory mapped) с DDR[i] памятью, и получающее настроечные параметры по интерфейсу AXI4 Lite от программного обеспечения хоста (на рисунке 1.1). В рамках всей системы используется единое 64-х разрядное адресное пространство, в котором формируются адреса на всех AXI4 шинах.

В каждой карте U200 имеется возможность подключить ускоритель к любому DDR[i] контроллеру в том регионе, где будет размещен проект. Всего для пользователя доступны 3 динамических региона: SLR0,1,2, для которых выделены каналы локальной памяти DDR[0], DDR[2], DDR[3] соответственно. Вся подключенная память DDR[0..3] доступна со стороны статического региона, в котором размещена аппаратная часть XRT.

Выбор одного из регионов для размещения проектов осуществляется на этапе так называемой линковки конфигурационного файла при помощи компилятора v++(фактически: компоновки, размещение и трассировки нескольких проектов в единый конфигурационный файл).




Рисунок 1.1 — Размещение проекта на ПЛИС xcu200-fsgd2104-2-е карты Alveo U200

2 Выполнение лабораторной работы

Для изучения технологии будут выполнены следующие задания.

2.1 Моделирование исходного проекта VINC

На рисунке 2.1 представлена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти. Также на рисунке 2.2 – транзакция записи результата инкремента данных на шине AXI4 MM, а на рисунке 2.3 инкремент данных в модуле.




Рисунок 2.1 – Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти



Рисунок 2.2 – Транзакция записи результата инкремента данных на шине $AXI4\ MM$




Рисунок 2.3 – Инкремент данных в модуле

2.2 Моделирование проекта VINC, измененного по индивидульному варианту

В соответствии с индивидуальным вариантом (Вариант 19) нужно было реализовать в коде следующую функцию:

$$R[i] = max(A[i], 3000) (2.1)$$

На рисунке 2.4 представлена реализация функции на языке Verilog, которая была вставлена в код проект. При этом использовалась константа CONST=3000.

```
// Adder function
palways @(posedge s_axis_aclk) begin
for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
  if (dl_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH] > CONST)
  d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <= dl_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH];
  else
  d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <= CONST;
end
end</pre>
```

Рисунок 2.4 – Функция индивидуального варианта

При этом на рисунке 2.5 представлена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти. Также на рисунке 2.6 – транзакция записи результата инкремента данных на шине AXI4 MM, а на рисунке 2.7 инкремент данных в модуле.




Рисунок 2.5 – Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти




Рисунок 2.6 – Транзакция записи результата инкремента данных на шине $AXI4\ MM$




Рисунок 2.7 – Инкремент данных в модуле

2.3 Линковка проекта

Для линковки проекта компилятором $\mathbf{v}++$ используется конфигурационный файл $\mathbf{config.cfg}$, который содержит основную информацию для работы компилятора, такую, как:

- количество и условные имена экземпляров ядер;
- тактовая частота работы ядра;
- для каждого ядра: выбор области SLR (SLR[0..2]), выбор DDR (DDR[0..3]) памяти, выбор высокопроизводительной памяти PLRAM(PLRAM[0,1,2]).
- параметры синтеза и оптимизации проекта.

На рисунке 2.8 представлен конфигурационный файл для данного проекта, в котором **SLR1** и **DDR[2]**, что соответствует индивидуальному варианту.

Рисунок 2.8 - Конфигурационный файл

 $\Pi pumeчanue$: листинги файлов $\mathbf{v}++*.\mathbf{log}$ и $*.\mathbf{xclbin.info}$ приведены в приложении.

2.4 Тестирование

После успешной линковки проекта получается файл *.xclbin. Также нужно получить *exe* файл **host_example.cpp**, который будет использован при тестировании. Но прежде в **host_example.cpp** необоходимо изменить условие проверки. На рисунке 2.9 представлена изменная проверка, которая соответствует функции для индивидуального варианта.

Рисунок 2.9 – Измененная проверка при тестировании

В итоге, на рисунке 2.10 приведены результаты тестированияы утилитой **xgdb**. Все тесты пройдены успешно.

```
File Edit View Bookmarks Settings Help

gmbl Duit
(gmbl Duit
(gmbl
```

Рисунок 2.10 – Результаты тестирования

Заключение


В данной лабораторной работе были рассмотрены и иузчены ускорители вычислений на примере Alveo от фирмы Xilinx.

Приложение

Листинг 2.1 – Файл vinc.xclbin.info

```
XRT Build Version: 2.8.743 (2020.2)
 3
              Build Date: 2020-11-16 00:19:11
                   Hash ID: 77 d 54 8 4 b 5 c 4 da a 6 91 a 7 f 7 8 2 3 5 0 5 3 f b 0 3 6 8 2 9 b 1 e 9
 6
    xclbin Information
         Generated by:
                                         v++ (2020.2) on 2020-11-18-05:13:29
                                         2.8.743
         Version:
10
         Kernels:
                                         rtl_kernel_wizard_1
         Signature:
11
12
         Content:
                                         Bitstream
         UUID (xclbin):
                                        1\,5\,4\,4\,3\,2\,0\,1\,-0\,0\,1\,4\,-4\,f\,8\,\mathbf{a}\,-\mathbf{a}\,\mathbf{a}\,9\,4\,-7\,c\,5\,5\,0\,5\,5\,6\,6\,\mathbf{b}\,0\,c
13
                                        {\tt DEBUG\_IP\_LAYOUT,\ BITSTREAM,\ MEM\_TOPOLOGY,\ IP\_LAYOUT,}
14
         Sections:
15
                                        {\tt CONNECTIVITY,\ CLOCK\_FREQ\_TOPOLOGY,\ BUILD\_METADATA,}
16
                                        {\tt EMBEDDED\_METADATA,\ SYSTEM\_METADATA,}
                                        GROUP_CONNECTIVITY, GROUP_TOPOLOGY
   Hardware Platform (Shell) Information
19
20
21
         Vendor:
                                         xilinx
                                         11200
22
         Board:
23
         Name:
                                         xdma
24
         Version:
                                         201830.2
^{25}
         Generated Version:
                                         Vivado\ 2018.3\ (SW\ Build:\ 2568420)
26
                                         Tue Jun 25 \ 06:55:20 \ 2019
         FPGA Device:
                                         x c u 2 0 0
28
         Board Vendor:
                                         xilinx.com
29
         Board Name:
                                         xilinx.com:au200:1.0
         Board Part:
                                         xilinx.com:au200:part0:1.0
30
                                         x\,il\,in\,x\,\_\,u\,2\,0\,0\,\_\,x\,d\,m\,a\,\_\,2\,0\,1\,8\,3\,0\,\_\,2
31
         Platform VBNV:
         Static UUID:
                                         c\,1\,0\,2\,e\,7\,a\,f\,{-}b\,2\,b\,8\,{-}4\,3\,8\,1\,{-}9\,9\,2\,b\,{-}9\,a\,0\,0\,c\,c\,3\,8\,6\,3\,e\,b
32
33
         Feature ROM TimeStamp:
                                        1561465320
34
35
    Clocks
36
37
         Name:
                       DATA CLK
38
         Index:
                       DATA
39
         Type:
         Frequency: 300 MHz
40
41
                       KERNEL CLK
42
         Name:
43
         Index:
44
                       KERNEL
         Туре:
45
         Frequency: 500 MHz
46
   Memory Configuration
47
48
         Name:
                           bank0
49
50
         Index:
                           0
51
         Type:
                           MEM DDR4
52
         B\,ase\ A\,d\,d\,re\,ss:\ 0\,x\,4\,0\,0\,0\,0\,0\,0\,0\,0
53
         Address Size: 0x400000000
         Bank Used:
55
56
         Name:
                           bank1
57
         Index:
                           MEM DDR4
58
         Type:
         Base Address: 0x500000000
59
         A\,d\,d\,{\tt ress}\quad S\,i\,{\tt z}\,{\tt e}:\quad 0\,x\,4\,0\,0\,0\,0\,0\,0\,0\,
60
         Bank Used:
61
                           Νo
62
63
                           bank2
65
         Type:
                           MEM_DDR4
         Base Address: 0x600000000
66
         Address Size: 0x400000000
67
         Bank Used:
68
                           Yes
69
70
         Name:
                           bank3
         I\,n\,d\,e\,x\,:
71
72
                           MEM DDR4
73
         Base Address: 0 \times 70000000000
         Address Size: 0x40000000
         Bank Used:
```

```
76
                         \mathrm{PLRAM} \left[ \ 0 \ \right]
 77
         Name:
 78
         Index:
 79
         Type:
                         MEM DRAM
 80
         Base Address: 0 \times 3000000000
         A\,d\,d\,ress \quad S\,i\,z\,e: \quad 0\,x\,2\,0\,0\,0\,0
 81
         Bank Used:
 82
 83
                         PLRAM[1]
 84
         Name:
 85
         Index:
                         MEM DRAM
 86
         Type:
         Base Address: 0x3000200000
 87
 88
         Address Size: 0x20000
 89
         Bank Used:
 90
 91
                         \mathrm{PLRAM} \left[ \; 2 \; \right]
 92
         Index:
 93
                         MEM DRAM
         Type:
         Base Address: 0x3000400000
 94
         A\,d\,d\,{\tt ress}\  \  \, {\tt Size}:\  \  \, 0\,{\tt x}\,{\tt 2}\,0\,0\,0\,0\,
 95
 96
         Bank Used:
 97
 98
    Kernel: rtl_kernel_wizard_1
 99
100
    Definition
101
         Signature: \ rtl\_kernel\_wizard\_1 \ (uint \ num, \ \textbf{int}*\ axi00 \ ptr0)
102
103
    Ports
104
105
106
         Port:
                           s_axi_control
107
         Mode:
                           slave
108
         Range (bytes): 0x1000
109
         Data Width:
                           32 bits
110
         Port Type:
                           addressable
111
                           m00 _ axi
         Port:
112
113
         Mode:
                           master
         Range (bytes): 0xFFFFFFFFFFFFFFFF
114
         Data Width:
115
                          512 bits
116
         Port Type:
                           addressable
117
118
119
120
         Base Address: 0 \times 1800000
121
122
         Argument:
                               num
         Register Offset:
123
                               0 \times 010
124
         Port:
                               s \,\underline{\ }\, a\, x\, i\, \underline{\ }\, c\, o\, n\, t\, r\, o\, l
125
         Memory:
                               <not applicable >
126
                                axi00_ptr0
127
         Argument:
128
         Register Offset:
                               0 \times 018
129
         Port:
                               m00axi
130
         Memory:
                               bank2 (MEM DDR4)
131
132
    Generated By
133
134
         Command:
                           v++
135
                           2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
136
         Command Line:
                           v++ --config config.cfg --connectivity.nk rtl_kernel_wizard_1:1:vinc0 --connectivity.slr
               vinc0:SLR1 —connectivity.sp vinc0.m00_axi:DDR[2] —input_files rtl_kernel_wizard_1.xo —link
              optimize 0 —output vinc.xclbin —platform xilinx u200 xdma 201830 2 —report level 0 —target hw —
               vivado.prop run.impl 1.STEPS.OPT DESIGN.ARGS.DIRECTIVE=Explore — vivado.prop run.impl 1.STEPS.
              PLACE_DESIGN.ARGS.DIRECTIVE=Explore — vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true -
               vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore — vivado.prop run.
              \verb|impl_1| . STEPS.ROUTE\_DESIGN.ARGS.DIRECTIVE=Explore|
137
         Options:
                           -config config.cfg
                           ---connectivity.nk rtl_kernel_wizard_1:1:vinc0
138
139
                            140
                            — connectivity.sp vinc0.m00_axi:DDR[2]
                            ---input_files rtl_kernel_wizard_1.xo
141
142
                            —link
                            —optimize 0
143
144
                            -output vinc.xclbin
                            ---platform \ xilinx\_u200\_xdma\_201830\_2
145
146
                            -report_level 0
                            --- target\ hw
147
148
                            --\text{vivado.prop.run.impl\_1.STEPS.OPT\_DESIGN.ARGS.DIRECTIVE} = \text{Explore}
149
                            --vivado.prop-run.impl\_1.STEPS.PLACE\_DESIGN.ARGS.DIRECTIVE=Explore
                            -vivado.prop_run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
150
                            ---vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
151
```



Листинг $2.2 - \Phi$ айл v++ vinc.log

```
1 INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
      Reports: /iu home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/
                   reports/link
  3 Log files: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/
                   logs/link
  4 INFO: v++ 60-1548 Creating build summary session with primary output /iu home/iu7137/workspace/
                    iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/vinc.xclbin.link_summary, at Mon Dec 20
                      02:49:34 2021
  5 INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Dec 20 02:49:35 2021
      INFO: [v++ 60-1315] Creating rulecheck session with output '/iu home/iu7137/workspace/
                   iu7\_53b\_19\_lab01\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/\_x/reports/link/v++\_link\_vinc\_guidance.
                   html', at Mon Dec 20 02:49:51 2021
  7 \mid \text{INFO: [v++ 60-895]} \quad \text{Target platform: /opt/xilinx/platforms/xilinx\_u200\_xdma\_201830\_2/}
                   \verb|xilinx_u| 200 \_ \verb|xdma_2| 201830 \_ 2 . \verb|xpfm|
  8 INFO: [v++ 60-1578] This platform contains Device Support Archive '/opt/xilinx/platforms/
                   xilinx\_u200\_xdma\_201830\_2/hw/xilinx\_u200\_xdma\_201830\_2.dsa'
  9 INFO: [v++ 74-74] Compiler Version string: 2020.2
10 INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this release.
11 INFO: [v++ 60-629] Linking for hardware target
12 INFO: [v++ 60-423] Target device: xilinx_u200_xdma_201830_2
13 INFO: [v++ 60-1332] Run 'run link' status: Not started
14 \ | \ INFO: \ [v++\ 60-1443] \ [0\,2:5\,0:4\,\overline{2}] \ Run \ run\_link: \ Step \ system\_link: \ Started
vitis_rtl_kernel/rtl_kernel_wizard_1/rtl_kernel_wizard_1.xo —config /iu_home/iu7137/workspace/
                   iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/syslinkConfig.ini —xpfm ,
                    opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm —target hw —output_dir /
                    iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int
                    temp_dir_/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/
                   link/sys link
16 \mid \text{INFO: [v++} \quad 60 - 1454] \quad \text{Run Directory: /iu\_home/iu} \\ 7137 / \text{workspace/iu} \\ 7\_53b\_19\_lab01\_kernels/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kernel/src/vitis\_rtl\_kerne
                 rtl_kernel_wizard_1/_x/link/run_link
17 \hspace{0.2cm} \text{INFO:} \hspace{0.2cm} \text{[SYSTEM\_LINK } \hspace{0.1cm} 60 - 1316 \text{]} \hspace{0.2cm} \text{Initiating connection to rule check server, at Mon Dec.} \hspace{0.2cm} 20 \hspace{0.2cm} 0.2 : 50 : 54 \hspace{0.2cm} 2021 \hspace{0.2cm} \text{(SYSTEM\_LINK } \hspace{0.2cm} 60 - 1316 \text{]} \hspace{0.2cm} \text{Initiating connection to rule check server, at Mon Dec.} \hspace{0.2cm} 20 \hspace{0.2cm} 0.2 : 50 : 54 \hspace{0.2cm} 2021 \hspace{0.2cm} \text{(SYSTEM\_LINK } \hspace{0.2cm} 60 - 1316 \text{]} \hspace{0.2cm} \text{Initiating connection to rule check server, at Mon Dec.} \hspace{0.2cm} 20 \hspace{0.2cm} 0.2 : 50 : 54 \hspace{0.2cm} 2021 \hspace{0.2cm} \text{(SYSTEM\_LINK } \hspace{0.2cm} 60 - 1316 \text{]} \hspace{0.2cm} \text{Initiating connection to rule check server.} \hspace{0.2cm} \text{(SYSTEM\_LINK } \hspace{0.2cm} 60 - 1316 \text{]} \hspace{0.2cm} \text{Initiating connection to rule check server.} \hspace{0.2cm} \text{(SYSTEM\_LINK } \hspace{0.2cm} 60 - 1316 \text{]} \hspace{0.2cm} \text
18 \ | \ INFO: \ [SYSTEM\_LINK\ 82-70] \ Extracting\ xo\ v3\ file\ /iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/laborate for the control of the c
                    vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/rtl\_kernel\_wizard\_1.xo
19 INFO: [SYSTEM_LINK 82-53] Creating IP database /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/
                   vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
      INFO: [SYSTEM_LINK 82-38] [02:50:56] build_xd_ip_db_started:/data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db-
                   ip_search 0 -sds-pf/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
                   rtl_kernel_wizard_1/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/sys_link/iprepo/
                   mycompany_com_kernel_rtl_kernel_wizard_1_1_0,rtl_kernel_wizard_1 -o /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.
                    xml
21 \ | \ INFO: \ [SYSTEM\_LINK \ 82-37] \ [02:51:25] \ build\_xd\_ip\_db \ finished \ successfully
22 Time (s): cpu = 00:00:29; elapsed = 00:00:29. Memory (MB): peak = 1557.898; gain = 0.000; free physical = 0.000
                      29121 ; free virtual = 164808
23 INFO: [SYSTEM LINK 82-51] Create system connectivity graph
24 NFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /iu_home/iu7137/
                    workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/sys_link/cfgraph/
                    cfgen cfgraph.xml
25 NFO: [SYSTEM_LINK 82-38] [02:51:26] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen -nk
                    rtl\_kernel\_wizard\_1:1:vinc0-slr-vinc0:SLR1-sp-vinc0.m00\_axi:DDR[2]-dmclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu\_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r-/iu_home/iu7137/mclkid-0-r--/iu7137/mclkid-0-r--/iu7137/mclkid-0-r--/iu7137/mclkid-0-r--/iu7137/mclkid
                    workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/sys_link/_sysl/.cdb/
                    xd_ip_db.xml -o /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
rtl_kernel_wizard_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
26 INFO: [CFGEN 83-0] Kernel Specs:
27 INFO: [CFGEN 83-0]
                                                            kernel: rtl kernel wizard 1, num: 1 {vinc0}
28 INFO: [CFGEN 83-0] Port Specs:
29 INFO: [CFGEN 83-0]
                                                            kernel: vinc0, k_port: m00_axi, sptag: DDR[2]
30 INFO: [CFGEN 83-0] SLR Specs:
31 INFO: [CFGEN 83-0]
                                                           instance: vinc0 , SLR: SLR1
32 INFO: [CFGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[2] for directive vinc0.m00_axi:
                  \mathrm{DDR}\,[\,2\,]
33 INFO: [SYSTEM_LINK 82-37] [02:51:51] cfgen finished successfully
34 Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1557.898 ; gain = 0.000 ; free physical =
                      29117; free virtual = 164994
35 INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
36 INFO: [SYSTEM_LINK 82-38] [02:51:51] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd —linux — trace_buffer 1024 —input_file /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
                    rtl_kernel_wizard_1/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml ——ip_db /iu_home/iu7137/workspace/
                    iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/sys_link/_sysl/.cdb/xd_ip_db.
                    xml —cf_name dr —working_dir /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
                    rtl\_kernel\_wizard\_1/\_x/link/sys\_link/\_sysl/.xsd \\ ---temp\_dir/iu\_home/iu7137/workspace/sysl/.xsd
                   iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/sys_link —output_dir_/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int —
                   target bd pfm dynamic.bd
37 INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /iu home/iu7137/workspace/
                   iu7\_53b\_19\_lab01\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/\_x/link/sys\_link/cfgraph/cfgen\_cfgraph.
                    xml -r /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/
                   l\,i\,n\,k\,/\,s\,y\,s\,\_\,l\,i\,n\,k\,/\,\_\,s\,y\,s\,l\,/\,.\,c\,d\,b\,/\,x\,d\,\_\,i\,p\,\_\,d\,b\,.\,x\,m\,l\,\,\,-o\,\,\,d\,r\,.\,x\,m\,l
38 INFO: [CF2BD 82-28] cf2xd finished successfully
```

```
39 NFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /iu_home/
                iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/\_x/link/sys\_link/\_syslab(1)
40 INFO: [CF2BD 82-28] cf xsd finished successfully
41 INFO: [SYSTEM_LINK 82-37] [02:52:05] cf2bd finished successfully
42 Time (s): cpu = 00:00:11; elapsed = 00:00:14. Memory (MB): peak = 1557.898; gain = 0.000; free physical =
                  28823; free virtual = 164727
43 INFO: [v++ 60-1441] [02:52:05] Run run link: Step system link: Completed
44 Time (s): cpu = 00:01:19; elapsed = 00:01:24. Memory (MB): peak = 1585.129; gain = 0.000; free physical =
                  28819 : free virtual = 164719
46 \ | \ INFO: \ [v++\ 60-1453] \ Command \ Line: \ cf2sw -sdsl \ /iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/scolored) - 100 \ (e.g.) \ (e.g.)
                 vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/sdsl.dat -rtd /iu_home/iu7137/workspace/
                 iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/cf2sw.rtd -nofilter/
                 iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/
                 cf2sw_full.rtd -xclbin /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
                rtl_kernel_wizard_1/_x/link/int/xclbin_orig.xml_o_/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/xclbin_orig.1.xml
47 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
               rtl_kernel_wizard_1/_x/link/run_link
48 INFO: [v++60-1441] [02:52:23] Run run_link: Step cf2sw: Completed
29759 ; free virtual = 165687
50 NFO: [v++ 60-1443] [02:52:23] Run run_link: Step rtd2_system_diagram: Started
51 INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
52 NFO: [v++ 60-1454] Run Directory: /iu home/iu7137/workspace/iu7 53b 19 lab01 kernels/src/vitis rtl kernel/
                rtl kernel wizard 1/ x/link/run link
53 INFO: [v++ 60-1441] [02:52:84] Run run_link: Step rtd2_system_diagram: Completed
54 Time (s): cpu = 00:00:00.00; elapsed = 00:00:11. Memory (MB): peak = 1585.129; gain = 0.000; free
                 physical = 29152 \; ; \; free \; \mathbf{virtual} = 165109
55 INFO: [v++ 60-1443] [02:52:34] Run run_link: Step vpl: Started
56 NFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 -- remote_ip_cache /iu_home/iu7137/
                 workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/.ipcache —output_dir/
                 iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int
                 log_dir_/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/
                 logs/link — report dir /iu home/iu7137/workspace/iu7 53b 19 lab01 kernels/src/vitis rtl kernel/
                rtl_kernel_wizard_1/_x/reports/link —config_/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel_rtl_kernel_wizard_1/_x/link/int/vplConfig.ini -k_/iu_home/iu7137/workspace/
                iu7\_53b\_19\_lab01\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/\_x/link/int/kernel\_info.dat-properties and the control of 
                 webtalk_flag Vitis — temp_dir /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
                 rtl\_kernel\_wizard\_1/\_x/link\_-no-info\_-iprepo\_/iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/link_-line_iprepo\_/iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/link_-line_iprepo\_/iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/link_-line_iprepo\_/iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/link_-line_iprepo\_/iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/link_-line_iprepo\_/iu7_base-line_iprepo\_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_base-line_iprepo_/iu7_b
                                      kernel/rtl\_kernel\_wizard\_1/\_x/link/int/xo/ip\_repo/mycompany\_com\_kernel\_rtl\_kernel\_wizard\_1\_1\_0
                 —messageDb /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/
                  x/link/run_link/vpl.pb /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
                rtl kernel wizard 1/ x/link/int/dr.bd.tcl
     INFO: [v++ 60-1454] Run Directory: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
                {\tt rtl\_kernel\_wizard\_1/\_x/link/run\_link}
58
59
       ***** vpl v2020.2 (64-bit)
60 **** SW Build (by xbuild) on 2020-11-18-05:13:29
61
       ** Copyright 1986\!-\!2020 Xilinx, Inc. All Rights Reserved.
     INFO: [VPL 60-839] Read in kernel information from file '/iu home/iu7137/workspace/iu7 53b 19 lab01 kernels/
                src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/kernel_info.dat'.
     INFO: [VPL 74-74] Compiler Version string: 2020.2
65 | INFO: [VPL 60-423] Target device: xilinx_u200_xdma_201830_2
66 NFO: [VPL 60-1032] Extracting hardware platform to /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/
                 vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/\_x/link/vivado/vpl/.\ local/hw\_platform
67 WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
      [02:58:00] Run vpl: Step create_project: Started
69 Creating Vivado project.
       [02:58:17] Run vpl: Step create_project: RUNNING...
       [\,0\,2\,:\,5\,8\,:\,2\,9\,]\ Run\ vpl:\ Step\ create\_project:\ Completed
      [02:58:29] Run vpl: Step create_bd: Started
73 [03:00:20] Run vpl: Step create_bd: RUNNING...
74 [03:01:55] Run vpl: Step create_bd: RUNNING...
       [\,0\,3:0\,3:4\,9\,] \quad Run \quad v\,p\,l: \quad S\,te\,p \quad c\,reate\,\underline{\quad}\, b\,d: \quad RUNNING\dots
7.5
       [\,0\,3:0\,6:0\,0\,]\ Run\ vpl:\ Step\ create\_bd:\ RUNNING\dots
76
77
       [\,0\,3:0\,7:4\,0\,]\ Run\ vpl:\ Step\ create\_bd:\ RUNNING\dots
78
       [\,0\,3:0\,9:3\,6\,]\ Run\ vpl:\ Step\ create\_\,b\,d:\ RUNNING\dots
79
       [\,0\,3:0\,9:5\,5\,]\ Run\ vpl:\ Step\ create\_bd:\ Completed
       [03:09:55] Run vpl: Step update bd: Started
81
       [03:09:58] Run vpl: Step update bd: Completed
      [03:09:58] Run vpl: Step generate_target: Started
83
       [\,0\,3:1\,1:3\,9\,]\ Run\ vpl:\ Step\ generate\_target:\ RUNNING\,.
84
       [\,0\,3:1\,3:2\,4\,]\ Run\ vpl:\ Step\ generate\_target:\ RUNNING\dots
85
       [\,0\,3:1\,4:5\,5\,]\ Run\ vpl:\ Step\ generate\_target:\ RUNNING\dots
86
       [\,0\,3:1\,6:2\,6\,]\ Run\ vpl:\ Step\ generate\_target:\ RUNNING\dots
87
      [\,0\,3:1\,7:4\,8\,]\ Run\ vpl:\ Step\ generate\_target:\ RUNNING\dots
       [\,0\,3:1\,9:2\,0\,]\ Run\ vpl:\ Step\ generate\_target:\ RUNNING\dots
88
       [03:20:12] Run vpl: Step generate_target: Completed
       [03:20:12] Run vpl: Step config hw runs: Started
```

```
\hbox{\tt [03:21:35]} \ \hbox{\tt Run vpl: Step config\_hw\_runs: Completed}
92
    [03:21:35] Run vpl: Step synth: Started
93
    [03:23:26] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
94
    [03:24:01] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
    [03:24:36] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
95
               Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
96
    [03:25:10]
    [03:25:45]
               Block-level synthesis in progress, 0 of 66
                                                             jobs complete, 8
98
    [03:26:23]
               Block-level synthesis in progress, 0 of 66 jobs complete, 8
                                                                                jobs running.
99
    [03:27:05] Block-level synthesis in progress, 0 of 66 jobs complete, 8
                                                                                jobs running.
100
               Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
    [03:27:38]
    [0\,3\!:\!2\,8\!:\!15] Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
101
               Block-level\ synthesis\ in\ progress\,,\ 0\ of\ 66\ jobs\ complete\,,\ 8\ jobs\ running\,.
102
    [0.3 \cdot 2.8 \cdot 5.31]
103
    [03-29-31]
               Block-level synthesis in progress, 0 of 66 jobs complete, 8 jobs running.
    .
[03:30:07]
               Block-level synthesis in progress, 1 of 66 jobs complete, 7
                                                                                jobs running.
104
105
    [03:30:45]
               Block-level
                            synthesis in progress, 6 of 66 jobs complete, 2
                                                                                jobs running.
               Block-level synthesis in progress, 6 of 66 jobs complete, 3 jobs running.
    [03:31:21]
107
    [03:31:54]
               Block-level synthesis in progress, 6 of 66 jobs complete, 8 jobs running.
108
    [03-32-29]
               Block-level synthesis in progress, 9 of 66 jobs complete, 5 jobs running.
               Block-level synthesis in progress, 10 of 66 jobs complete, 4 jobs running.
109
    [03:33:04]
    [03:33:40] Block-level synthesis in progress, 11 of 66 jobs complete, 6 jobs running.
110
    [03:34:15]
               Block-level\ synthesis\ in\ progress\ ,\ 11\ of\ 66\ jobs\ complete\ ,\ 7\ jobs\ running\ .
111
119
    [03:34:51]
               Block-level synthesis in progress, 11 of 66 jobs complete, 8 jobs running.
    .
[03:35:28]
               Block-level synthesis in
                                          progress, 12 of 66 jobs complete, 7 jobs running
113
114
    [03:36:09]
               Block-level synthesis in progress, 12 of 66 jobs complete, 7 jobs running
    [03:36:47] Block-level synthesis in progress, 12 of 66 jobs complete, 8 jobs running.
    [03:37:23]
               Block-level
                            synthesis in progress, 12 of 66 jobs complete, 8 jobs running.
117
    [03:37:57]
               Block-level\ synthesis\ in\ progress\ ,\ 14\ of\ 66\ jobs\ complete\ ,\ 6\ jobs\ running\ .
    [03:38:33]
               Block-level synthesis in progress, 15 of 66 jobs complete, 5 jobs running.
118
    [03:39:11] Block-level synthesis in progress, 15 of 66 jobs complete, 7 jobs running.
119
               Block-level synthesis in progress, 15 of 66 jobs complete, 8 jobs running.
120
    [03:39:49]
121
    [\,0\,3:4\,0:2\,2\,] Block—level synthesis in progress, 20 of 66 jobs complete, 3 jobs running.
    [03:41:02]
199
               Block-level synthesis in progress, 21 of 66 jobs complete, 2 jobs running.
123
    [03:41:40]
               Block-level
                            synthesis in progress, 21 of 66 jobs complete, 7 jobs running.
               Block-level
                            synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
    [03:42:18]
               Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
125
    [03:42:55]
    [03:43:39]
               Block-level\ synthesis\ in\ progress\ ,\ 21\ of\ 66\ jobs\ complete\ ,\ 8
                                                                                 jobs running.
    [03:44:15]
               Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
127
    [0\,3:4\,4:5\,2] Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
128
               Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
129
    [03:45:28]
    [03:46:05] Block-level synthesis in progress, 21 of 66 jobs complete, 8 jobs running.
130
    [03:46:40]
131
               Block-level \ \ synthesis \ \ in \ \ progress \ , \ \ 22 \ \ of \ \ 66 \ \ jobs \ \ complete \ , \ \ 7 \ \ jobs \ \ running \ .
132
    [03 47 18]
               Block-level synthesis in progress, 22 of 66 jobs complete, 7
                                                                                 jobs running.
    [03:47:55]
               Block-level synthesis in progress, 23 of 66 jobs complete, 7 jobs running.
133
    [03:48:31]
               Block-level
                             synthesis in progress, 26 of 66 jobs
                                                                    complete, 4 jobs running.
134
    [03:49:05] Block-level synthesis in progress, 28 of 66 jobs complete, 4 jobs running.
    [03:49:41]
               Block-level synthesis in progress, 29 of 66 jobs complete, 5 jobs running.
136
               Block-level synthesis in progress, 30 of 66 jobs complete, 6
    [03:50:15]
                                                                                 iobs running.
137
               Block-level synthesis in progress, 31 of 66 jobs complete, 6 jobs running.
    [03:50:53]
138
    [0\,3:5\,1:2\,8\,] Block-level synthesis in progress, 32 of 66 jobs complete, 6 jobs running.
139
    [03:52:05]
140
               Block-level synthesis in progress, 32 of 66 jobs complete, 7 jobs running.
141
    [03:52:42]
               Block-level synthesis in progress, 32 of 66 jobs complete, 8 jobs running.
               Block-level synthesis in progress, 32 of 66 jobs complete, 8 jobs running.
142
    [03:53:16]
                                          progress, 32 of 66 jobs
               Block-level
                             synthesis in
                                                                    complete, 8
143
    [03:53:50]
                                                                                 jobs running.
    [03:54:27]
               Block-level synthesis in progress, 32 of 66 jobs complete, 8 jobs running.
    [03:55:06]
               Block-level synthesis in progress, 32 of 66 jobs complete, 8 jobs running.
    [0\,3:5\,5:4\,9] Block-level synthesis in progress, 34 of 66 jobs complete, 6 jobs running.
146
               Block-level synthesis in progress, 34 of 66 jobs complete, 6 jobs running.
    [03:56:29]
147
               Block-level synthesis in progress, 35 of 66 jobs complete, 7 jobs running.
148
    [03:57:10]
               Block-level\ synthesis\ in\ progress\,,\ 35\ of\ 66\ jobs\ complete\,,\ 7\ jobs\ running\,.
149
    [03:57:48]
150
    [03:58:28]
               Block-level synthesis in progress, 37 of 66 jobs complete, 6 jobs running.
    .
[03-59:05]
               Block-level synthesis in progress, 38 of 66 jobs complete, 5 jobs running.
151
    [03:59:41]
               Block-level
                            synthesis in progress, 39 of 66 jobs
                                                                    complete, 6 jobs running.
152
                                          progress, 39 of 66 jobs
               Block-level synthesis in
    [04:00:16]
                                                                    complete, 7 jobs running.
154
    [04:00:56]
               Block-level synthesis in progress, 39 of 66 jobs complete, 8 jobs running.
    [0\,4:0\,1:3\,3] Block-level synthesis in progress, 39 of 66 jobs complete, 8 jobs running.
155
               Block-level synthesis in progress, 39 of 66 jobs complete, 8 jobs running.
    [04:02:08]
156
               Block-level synthesis in progress, 39 of 66 jobs complete, 8 jobs running.
157
    [04:02:45]
    [04:03:22]
               Block-level synthesis in progress, 39 of 66 jobs complete, 8 jobs running.
158
159
    [04 03 59]
               Block-level synthesis in progress, 40 of 66 jobs complete, 7 jobs running.
160
    [04:04:42]
               Block-level\ \ synthesis\ \ in\ \ progress\ ,\ \ 40\ \ of\ \ 66\ \ jobs\ \ complete\ ,\ \ 7\ \ jobs\ \ running\ .
161
    [04-05-18]
               Block-level synthesis in
                                          progress, 40 of 66 jobs complete, 8
                                                                                 jobs running.
               Block-level synthesis in progress, 41 of 66 jobs complete, 7 jobs running.
    [04:05:53]
163
    [04:06:28]
               Block-level synthesis in progress, 43 of 66 jobs complete, 5 jobs running.
    [04:07:09] Block-level synthesis in progress, 44 of 66 jobs complete, 5 jobs running.
164
    [04:07:45]
               Block-level synthesis in progress, 44 of 66 jobs complete, 7 jobs running.
165
    [04\!:\!08\!:\!22] Block-level synthesis in progress, 44 of 66 jobs complete, 8 jobs running.
166
               Block-level\ \ synthesis\ \ in\ \ progress\ ,\ \ 44\ \ of\ \ 66\ \ jobs\ \ complete\ ,\ \ 8\ \ jobs\ \ running\ .
167
    [0.4 \cdot 0.9 \cdot 0.11]
168
    [04:09:37] Block-level synthesis in progress, 44 of 66 jobs complete, 8 jobs running.
169
    [0\,4:1\,0:2\,0] Block-level synthesis in progress, 45 of 66 jobs complete, 7 jobs running.
    [0\,4\!:\!10\!:\!56] Block-level synthesis in progress, 45 of 66 jobs complete, 8
170
                                                                                 jobs running.
    [04:11:34] Block-level synthesis in progress, 46 of 66 jobs complete, 7
                                                                                 jobs running.
    [04:12:10] Block-level synthesis in progress, 47 of 66 jobs complete, 6 jobs running.
```

```
[04:12:48] Block-level synthesis in progress, 47 of 66 jobs complete, 8 jobs running.
    [0\,4:13:2\,5] Block-level synthesis in progress, 47 of 66 jobs complete, 8 jobs running.
174
    [0\,4\!:\!14\!:\!01] Block-level synthesis in progress, 49 of 66 jobs complete, 6 jobs running.
175
176
    [04:14:36] Block-level synthesis in progress, 50 of 66 jobs complete, 5 jobs running.
    [04:15:14]
               Block-level synthesis in progress, 52 of 66 jobs complete, 4 jobs running
177
               Block-level synthesis in progress, 53 of 66 jobs complete, 4
178
    [04:15:49]
                                                                                jobs running
    [04:16:29]
               Block-level synthesis in progress, 53 of 66 jobs
                                                                   complete, 7 jobs running.
180
    [04:17:04]
               Block-level synthesis in progress, 53 of 66 jobs complete, 8 jobs running.
    [04:17:43] Block-level synthesis in progress, 54 of 66 jobs complete, 7 jobs running.
181
               Block-level synthesis in progress, 55 of 66 jobs complete, 6 jobs running.
    [04:18:21]
182
183
    [04:18:56] Block-level synthesis in progress, 55 of 66 jobs complete, 7 jobs running.
               Block-level\ \ synthesis\ \ in\ \ progress\ ,\ 56\ \ of\ \ 66\ \ jobs\ \ complete\ ,\ 7\ \ jobs\ \ running\ .
184
    [0.4 \cdot 1.9 \cdot 3.21]
    [0\,4\!:\!2\,0\!:\!0\,9] Block-level synthesis in progress, 56 of 66 jobs complete, 7 jobs running.
185
    [04:20:49]
               Block-level synthesis in progress, 56 of 66 jobs complete, 7 jobs running.
186
187
    [04:21:26]
               Block-level
                            synthesis in
                                          progress, 56 of 66 jobs
                                                                   complete, 7 jobs running.
               Block-level synthesis in progress, 57 of 66 jobs complete, 6 jobs running.
188
    [04:22:32]
189
    [04:23:08]
               Block-level synthesis in progress, 58 of 66 jobs complete, 5 jobs running.
190
    [04-23-51]
               Block-level synthesis in
                                         progress, 59 of 66 jobs complete, 4
                                                                                jobs running.
               Block-level synthesis in progress, 60 of 66 jobs complete, 3 jobs running.
191
    [04:24:28]
    [04:25:11] Block-level synthesis in progress, 60 of 66 jobs complete, 3 jobs running.
192
               Block-level\ synthesis\ in\ progress\ ,\ 60\ of\ 66\ jobs\ complete\ ,\ 3\ jobs\ running\ .
193
    [04 25 48]
194
    [04 26 29]
               Block-level synthesis in progress, 62 of 66 jobs
                                                                   complete, 1 job running.
195
    [04:27:06]
               Block-level synthesis in
                                          progress, 62 of 66 jobs complete, 1 job running.
196
    [04:27:43]
               Block-level synthesis in progress, 62 of 66 jobs
                                                                   complete, 3 jobs running
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
197
    [04:28:22]
198
    [04:28:57]
               Block-level synthesis in progress, 64 of 66 jobs
                                                                   complete, 1 job running.
    [04:29:33]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [04:30:11]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
200
    [04:30:47] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
201
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
202
    [04:31:34]
    \left[04:32:10
ight] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
203
    [04:32:50]
204
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
205
    [04:33:30]
               Block-level synthesis in progress, 64 of 66 jobs
                                                                   complete, 1 job running.
               Block-level synthesis in progress, 64 of 66 jobs
                                                                   complete, 1 job running.
206
    [04:34:14]
207
    [04:34:52]
               Block-level synthesis in progress, 64 of 66 jobs
                                                                   complete, 1 job running.
               Block-level synthesis in progress, 64 of 66 jobs
    [04:35:38]
                                                                   complete, 1 job running.
209
    [04:36:16]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [04:37:01] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
210
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
211
    [04:37:42]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
212
    [04:38:26]
    [04:39:01]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
213
214
    [04 39 42]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [04:40:17]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
215
    [04:40:59]
               Block-level
                            synthesis in
                                         progress, 64 of 66 jobs
                                                                   complete, 1 job running.
216
    [0.4:41:36] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [04:42:19]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
218
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
219
    [04:42:58]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
220
    [04:43:42]
    [0\,4\!:\!4\,4\!:\!2\,0] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
221
    [04:45:05]
               Block-level\ synthesis\ in\ progress\ ,\ 64\ of\ 66\ jobs\ complete\ ,\ 1\ job\ running\ .
222
223
    [04:45:43]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [04:46:26]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
224
    [04:47:02]
               Block-level
                            synthesis in
                                          progress, 64 of 66 jobs
                                                                   complete, 1
                                                                                job running.
225
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [04:47:45]
    [04:48:23]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [0\,4:4\,9:0\,4] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
228
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [04:49:39]
229
    [04:50:23] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
230
    [04:51:00] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
231
232
    [0\,4\!:\!51\!:\!36] Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [04.52:13]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
223
    [04:52:53]
               Block-level synthesis in progress, 64 of 66 jobs
                                                                   complete, 1 job running.
234
                                         progress, 64 of 66 jobs
               Block-level synthesis in
235
    [04:53:28]
                                                                   complete, 1 job running.
236
    [04:54:11]
               Block-level synthesis in progress, 64 of 66 jobs complete, 1 job running.
    [04:54:47]
               Block-level synthesis in progress, 65 of 66 jobs complete, 0 jobs running.
237
               Block-level synthesis in progress, 65 of 66 jobs complete, 0 jobs running.
238
    [04:55:26]
    [04:56:02] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
230
    [04:56:45]
               Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
240
241
    [04 57 24]
               Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
242
    [04:58:07]
               Block-level\ synthesis\ in\ progress\ ,\ 65\ of\ 66\ jobs\ complete\ ,\ 1\ job\ running\ .
    [04 58 42]
               Block-level synthesis in
                                          progress, 65 of 66 jobs
                                                                   complete, 1 job running.
243
    [04:59:20]
               Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
244
    [04:59:56]
               Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [05:00:37] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [05:01:11]
               Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
247
    [05:01:50] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
248
               Block-level\ synthesis\ in\ progress\ ,\ 65\ of\ 66\ jobs\ complete\ ,\ 1\ job\ running\ .
    [0.5 \cdot 0.2 \cdot 2.71]
249
    [05\!:\!03\!:\!03] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
250
251
    [\,0\,5:0\,3:4\,0\,] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [05:04:22] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
252
     05:05:01] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [05:05:43] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
```

```
255 [05:06:24] Block-level synthesis in progress, 65 of 66 jobs complete, 1 job running.
    [05:07:06] Block-level synthesis in progress, 66 of 66 jobs complete, 0 jobs running.
256
257
    [0\,5\,:0\,7\,:4\,6\,] \ \ Block-level \ \ synthesis \ \ in \ \ progress \ , \ \ 66 \ \ of \ \ 66 \ \ jobs \ \ complete \ , \ \ 0 \ \ jobs \ \ running \ .
258
    [05:08:30] Block-level synthesis in progress, 66 of 66 jobs complete, 0 jobs running.
259 [05:09:09] Top-level synthesis in progress.
260
    [05:09:46] Top-level synthesis in progress.
    [05:10:27] Top-level synthesis in progress.
262
    [05:11:03] Top-level synthesis in progress.
263
    [05:11:44] Top-level synthesis in progress.
    [05:12:19] Top-level synthesis in progress.
264
265
    [05:12:54] Top-level synthesis in progress.
266 [05:13:29] Top-level synthesis in progress.
267
    [05:14:04] Top-level synthesis in progress.
    [05:14:40] Top-level synthesis in progress.
268
269
    [05:15:15] Top-level synthesis in progress.
    [05:16:02] Top-level synthesis in progress.
270
271
    [05:16:39] Top-level synthesis in progress.
    [05:17:25] Top-level synthesis in progress.
    [05:18:04] Top-level synthesis in progress.
273
    \lceil 0.5 : 1.8 : 5.1 \rceil Top-level synthesis in progress.
274
    [05:19:25] Run vpl: Step synth: Completed
275
276
    [05:19:25] Run vpl: Step impl: Started
277
    [06:19:32] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 03h 26m 45s
278
279
    [06:19:32] Starting logic optimization..
    [06:25:38] Phase 1 Generate And Synthesize MIG Cores
281
    [07:02:12] Phase 2 Generate And Synthesize Debug Cores
    [07:27:13] Phase 3 Retarget
282
    [07:29:12] Phase 4 Constant propagation
283
284
    \left[\begin{smallmatrix}0.7 \\ : 3.1 \\ : 0.4\end{smallmatrix}\right] \quad \text{Phase} \quad 5 \quad \text{Sweep}
    [\,0\,7:3\,6:5\,4\,] Phase 6 BUFG optimization
285
286
    [07:38:11] Phase 7 Shift Register Optimization
287
    [\,0\,7\,:\,3\,9\,:\,2\,7\,] Phase 8 Post Processing Netlist
    [07:53:16] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 01h 33m 43s
288
289
    [07:53:16] Starting logic placement ..
291 [07:57:53] Phase 1 Placer Initialization
    [07:57:53] Phase 1.1 Placer Initialization Netlist Sorting
292
293 [08:11:35] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
    [08:20:38] Phase 1.3 Build Placer Netlist Model
294
295
    [\,0\,8\,:\,3\,3\,:\,4\,8\,]\  \  \, \textbf{Phase}\  \  \, 1\,.\,4\  \  \, \textbf{Constrain Clocks/Macros}
296
    [08:35:15] Phase 2 Global Placement
    [08:35:15] Phase 2.1 Floorplanning
297
    [08:39:01] Phase 2.1.1 Partition Driven Placement
298
    [08:39:01] Phase 2.1.1.1 PBP: Partition Driven Placement
    [08:40:31] Phase 2.1.1.2 PBP: Clock Region Placement
300
    [08:46:00] Phase 2.1.1.3 PBP: Compute Congestion
301
    [08:46:40] Phase 2.1.1.4 PBP: UpdateTiming
302
    [08:48:42] Phase 2.1.1.5 PBP: Add part constraints
303
304
    [\,0\,8:4\,9:1\,9\,] Phase 2.2 Update Timing before SLR Path Opt
305
    [08:49:56] Phase 2.3 Global Placement Core
    [09:22:04] Phase 2.3.1 Physical Synthesis In Placer
306
    [09:33:28] Phase 3 Detail Placement
307
    [09:33:28] Phase 3.1 Commit Multi Column Macros
    [09:34:10] Phase 3.2 Commit Most Macros & LUTRAMs
    [09:41:22] Phase 3.3 Small Shape DP
310
    [09:41:22] Phase 3.3.1 Small Shape Clustering
311
    [09:44:07] Phase 3.3.2 Flow Legalize Slice Clusters
312
    [09:44:07] Phase 3.3.3 Slice Area Swap
313
    [09:49:18] Phase 3.4 Place Remaining
314
    [09:49:59] Phase 3.5 Re-assign LUT pins
315
    [09:50:36] Phase 3.6 Pipeline Register Optimization
316
    [09:50:36] Phase 3.7 Fast Optimization
317
    [09:54:36] Phase 4 Post Placement Optimization and Clean-Up
318
    [09:54:36] Phase 4.1 Post Commit Optimization
319
    [10:03:12] Phase 4.1.1 Post Placement Optimization
320
    [10:03:49] Phase 4.1.1.1 BUFG Insertion
321
322
    [10:03:49] Phase 1 Physical Synthesis Initialization
323
    [10:05:49] Phase 4.1.1.2 BUFG Replication
324
    [\,1\,0\,:\,0\,8\,:\,5\,9\,]\quad Phase \quad 4\,.\,1\,.\,1\,.\,3\quad Replication
    [10:15:02] Phase 4.2 Post Placement Cleanup
325
    [10:15:39] Phase 4.3 Placer Reporting
326
    [10:15:39] Phase 4.3.1 Print Estimated Congestion
    [10:17:36] Phase 4.4 Final Placement Cleanup
    [11:26:43] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 03h 33m 27s
329
330
331 [11:26:43] Starting logic routing ..
    [11:32:54] Phase 1 Build RT Design
332
333 [11:44:44] Phase 2 Router Initialization
334
    [11:44:44] Phase 2.1 Fix Topology Constraints
    [11:45:27] Phase 2.2 Pre Route Cleanup
    [11:46:11] Phase 2.3 Global Clock Net Routing
```

```
337 [11:49:00] Phase 2.4 Undate Timing
338
               [12:01:20] Phase 2.5 Update Timing for Bus Skew
339 [12:01:20] Phase 2.5.1 Update Timing
340
                [12:06:17] Phase 3 Initial Routing
               [12:06:17] Phase 3.1 Global Routing
341
                [12:12:32] Phase 4 Rip-up And Reroute
                [12:12:33] Phase 4.1 Global Iteration 0
                [12:43:12] Phase 4.2 Global Iteration 1
344
               [12:49:22] Phase 4.3 Global Iteration 2
345
               [12:54:56] Phase 5 Delay and Skew Optimization
346
347
                [12:54:56] Phase 5.1 Delay CleanUp
348
               [12:54:56] Phase 5.1.1 Update Timing
                 [13:00:30] Phase 5.2 Clock Skew Optimization
349
                [13:01:14] Phase 6 Post Hold Fix
350
351
                 [13:01:14] Phase 6.1 Hold Fix Iter
                [13:01:14] Phase 6.1.1 Update Timing
353
                [13:06:11] Phase 7 Route finalize
                [13:06:57] Phase 8 Verifying routed nets
354
                [13:07:36] Phase 9 Depositing Routes
355
                [13:11:57] Phase 10 Route finalize
356
357
                [13:12:40] Phase 11 Post Router Timing
358
                 [13:18:48] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 52m 04s
359
360
                 [13:18:48] Starting bitstream generation.
                [15:15:42] Creating bitmap . . .
               [16:06:35] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[16:06:35] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 02h 47m 47s
364
               [16:11:28] Run vpl: Step impl: Completed
365 [16:11:39] Run vpl: FINISHED. Run Status: impl Complete!
366 INFO: [v++ 60-1441] [16:12:21] Run run_link: Step vpl: Completed
              367
                                      144970 ; free virtual = 185051
 368
              INFO: [v++ 60-1443] [16:12:21] Run run_link: Step rtdgen: Started
369 INFO: [v++60-1453] Command Line: rtdgen
              INFO: [v++60-1454] \ Run \ Directory: \ /iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/vitis\_rtl\_kernel/surfunctions for the control of the contro
                                rtl_kernel_wizard_1/_x/link/run_link
              INFO: \ [v++\ 60-991] \ clock\ name\ 'clkwiz\_kernel\_clk\_out1'\ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ being\ mapped\ to\ clock\ name\ 'DATA\_CLK' \ (clock\ ID\ '0')\ is\ name\ na
371
                                         in the xclbin
              INFO: [v++60-991] \ clock \ name \ 'clkwiz\_kernel2\_clk\_out1' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ to \ clock \ name' \ (clock \ ID \ '1') \ is \ being \ mapped \ (clock \ ID \ '1') \ is \ being \ mapped \ (clock \ ID \ '1') \ is \ being \ mapped \ (clock \ ID \ '1') \ is \ being \ mapped \ (clock \ ID \ '1') \ is \ being \ mapped \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock \ ID \ '1') \ is \ being \ (clock
372
                                 KERNEL_CLK' in the xclbin
              INFO: [v++60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock
 373
                                   (s) and scalable system clock(s): Kernel (DATA) clock: clkwiz kernel clk out1 = 300, Kernel (KERNEL)
                                   clock: clkwiz kernel2 clk out1 = 500
 374 INFO: [v++ 60-1453] Command Line: cf2sw -a /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/
                                   vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/\_x/link/int/address\_map.xml\_sssl\_iu\_home/iu7137/workspace/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space/space
                                  iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/sdsl.dat-xclbin_/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/
                                   xclbin_orig.xml -rtd /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
                                   rtl\_kernel\_wizard\_1/\_x/link/int/vinc.rtd -o /iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/link/int/vinc.rtd -o /iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/link/int/vinc.rtd -o /iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/link/int/vinc.rtd -o /iu_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/link/int/vinc.rtd -o /iu_home/iu7137/workspace/iu7\_srd-link/int/vinc.rtd -o /iu_home/iu7137/workspace/iu7_srd-link/int/vinc.rtd -o /iu_home/iu7137/workspace/iu7_srd-link/int/vinc.rtd -o /iu_home/iu7137/workspace/iu7_srd-link/int/vinc.rtd -o /iu_home/iu7137/workspace/iu7_srd-link/int/vinc.rtd -o /iu_home/iu7137/workspace/iu7_srd-link/int/vinc.rtd -o /iu_home/iu7137/workspace/iu7_srd-link/int/vinc.rtd -o /iu_home/iu7_srd-link/int/vinc.rtd -o /iu_home/iu7_srd-link/int/vinc.
                                    vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/\_x/link/int/vinc.xml
375 INFO: [v++60-1652] Cf2sw returned exit code: 0
376 NFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath:/iu_home/iu7137
                                   /workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/vinc.rtd
              INFO: \ [v++\ 60-2312] \ HPISystemDiagram:: writeSystemDiagramAfterRunningVivado\ ,\ systemDiagramOutputFilePath: \ for the control of the 
                                  iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/\_x/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/int/link/i
                                  system Diagram Model Slr Base Address. json
378 INFO: [v++ 60-1618] Launching
379 INFO: [v++ 60-1441] [16:12:36] Run run_link: Step rtdgen: Completed
380 Time (s): cpu = 00:00:13 ; elapsed = 0\overline{0}:00:15 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free physical =
                                      146042 ; free virtual = 186172
381 INFO: [v++ 60-1443] [16:12:36] Run run link: Step xclbinutil: Started
                                        [v++ 60-1453] Command Line: xclbinutil —add-section DEBUG_IP_LAYOUT:JSON:/iu_home/iu7137/workspace/
 382 INFO:
                                   iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/debug_ip_layout.rtd —add—
                                   section BITSTREAM:RAW:/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
                                  rtl_kernel_wizard_1/_x/link/int/partial.bit —force —target hw —key-value SYS:dfx_enable:true —add-section :JSON:/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/vinc.rtd —append-section :JSON:/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/
                                    :/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/
                                    vinc_xml.rtd —add-section BUILD_METADATA:JSON:/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/
                                    iu home/iu7137/workspace/iu7 53b 19 lab01 kernels/src/vitis rtl kernel/rtl kernel wizard 1/ x/link/int/
                                   vinc.xml —add-section SYSTEM METADATA:RAW:/iu home/iu7137/workspace/iu7 53b 19 lab01 kernels/src/
                                   vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link/int/systemDiagramModelSlrBaseAddress.json —output /iu_home/
                                  iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/vinc.xclbin
383 \ | \ INFO: \ [v++60-1454] \ Run \ Directory: \ / iu\_home/iu7137/workspace/iu7\_53b\_19\_lab01\_kernels/src/vitis\_rtl\_kernel/space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7\_space/iu7
                                  \mathtt{rtl}\,\_\,\mathtt{kernel}\,\_\,\mathtt{wizard}\,\_\,1\,/\,\_\,\mathtt{x}/\,\mathtt{lin}\,\mathtt{k}\,/\,\mathtt{run}\,\_\,\mathtt{lin}\,\mathtt{k}
384
               XRT\ Build\ Version:\ 2.8.743\ (\,2\,0\,2\,0\,.\,2\,)
385
                                 Build Date: 2020-11-16 00:19:11
                                              Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
386
 387
                 Creating a default 'in-memory' xclbin image.
 388
```

```
389 | Section: 'DEBUG IP LAYOUT'(9) was successfully added.
390 Size : 440 bytes
391 Format : JSON
392
      File
                : '/iu home/iu7137/workspace/iu7 53b 19 lab01 kernels/src/vitis rtl kernel/rtl kernel wizard 1/ x/link
             /int/debug_ip_layout.rtd '
394
      Section: 'BITSTREAM'(0) was successfully added.
               : 41042586 bytes
395
      Size
396
      Format : RAW
                : '/iu home/iu7137/workspace/iu7 53b 19 lab01 kernels/src/vitis rtl kernel/rtl kernel wizard 1/ x/link
397
      File
             /int/partial.bit'
398
399
      Section: 'MEM TOPOLOGY' (6) was successfully added.
      Format : JSON
400
401
      File
               : 'mem topology'
      Section: 'IP LAYOUT' (8) was successfully added.
403
      Format : JSON
404
     File : 'ip_layout'
405
406
      Section: 'CONNECTIVITY' (7) was successfully added.
407
408
      {\tt Format} \; : \; {\tt JSON}
              : 'connectivity'
409
     File
410
411
      Section: 'CLOCK_FREQ_TOPOLOGY' (11) was successfully added.
412
      Size
               : 274 bytes
      Format : JSON
413
                : '/iu home/iu7137/workspace/iu7 53b 19 lab01 kernels/src/vitis rtl kernel/rtl kernel wizard 1/ x/link
414
      File
            /int/vinc xml.rtd '
415
      Section: 'BUILD METADATA' (14) was successfully added.
416
417
      Size
                : 2887 bytes
418
      Format : JSON
                 : '/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link
             /int/vinc_build.rtd'
      Section: 'EMBEDDED METADATA'(2) was successfully added.
421
      Size : 2754 bytes
422
423 Format : RAW
                : '/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link
424
      File
             /int/vinc.xml'
425
      Section: 'SYSTEM METADATA'(22) was successfully added.
426
427
                : 5608 bytes
428
      Format : RAW
                : '/iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/link
      File
429
             /int/systemDiagramModelSlrBaseAddress.ison
430
431
      Section: 'IP LAYOUT' (8) was successfully appended to.
432 Format : JSON
433
      File
                : 'ip_layout'
      Successfully wrote (41064440 bytes) to the output file: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/
             src/vitis rtl kernel/rtl kernel wizard 1/vinc.xclbin
      Leaving xclbinutil.
436
     INFO: [v++ 60-1441] [16:12:38] Run run link: Step xclbinutil: Completed
     437
             physical = 145980; free virtual = 186201
438 INFO: [v++ 60-1443] [16:12:38] Run run link: Step xclbinutilinfo: Started
439 NFO: [v++ 60-1453] Command Line: xclbinutil —quiet —force —info /iu_home/iu7137/workspace/
             iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/vinc.xclbin.info — input /iu_home/
             iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/vinc.xclbin
440 INFO: [v++ 60-1454] Run Directory: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
             rtl_kernel_wizard_1/_x/link/run_link
441
     INFO: [v++ 60-1441] [16:12:42] Run run link: Step xclbinutilinfo: Completed
     Time (s): cpu = 00:00:03; elapsed = 00:00:04. Memory (MB): peak = 1585.129; gain = 0.000; free physical =
442
              145975 : free virtual = 186205
443 INFO: [v++ 60-1443] [16:12:42] Run run_link: Step generate_sc_driver: Started
444 INFO: [v++ 60-1453] Command Line:
445 NFO: [v++ 60-1454] Run Directory: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/
             \tt rtl\_kernel\_wizard\_1/\_x/link/run\_link
446 NFO: [v++ 60-1441] [16:12:42] Run run_link: Step generate_sc_driver: Completed
447 Time (s): cpu = 00:00:00; elapsed = 00:00:00.05. Memory (MB): peak = 1585.129; gain = 0.000; free
             physical = 146033; free virtual = 186264
448 INFO: [v++ 60-244] Generating system estimate report...
449 NFO: [v++ 60-1092] Generated system estimate report: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/
             vitis\_rtl\_kernel/rtl\_kernel\_wizard\_1/\_x/reports/link/system\_estimate\_vinc.~xtxt
450 \mid \text{INFO}: \quad [\text{v}++ \ 60-586] \quad \text{Created /iu\_home/iu} \\ 137/\text{workspace/iu} \\ 7\_53b\_19\_lab01\_\text{kernels/src/vitis\_rtl\_kernel/space/iu} \\ 12-25b\_19\_lab01\_\text{kernels/src/vitis\_rtl\_kernel/space/iu} \\ 12-25b\_19\_lab01\_\text{kernel/space/iu} \\ 12-25b\_19\_lab01\_\text
            rtl_kernel_wizard_1/vinc.ltx
451 INFO: [v++60-586] Created vinc.xclbin
               [v++60-1307] Run completed. Additional information can be found in:
452 INFO
453 | Guidance: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/
             reports/link/v++ link vinc guidance.html
```

```
Timing Report: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x
/reports/link/imp/impl_1_xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt

Vivado Log: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/_x/
logs/link/vivado.log

Steps Log File: /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/
_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the
following command.

vitis_analyzer /iu_home/iu7137/workspace/iu7_53b_19_lab01_kernels/src/vitis_rtl_kernel/rtl_kernel_wizard_1/
vinc.xclbin.link_summary

INFO: [v++ 60-791] Total elapsed time: 13h 23m 40s

INFO: [v++ 60-1653] Closing dispatch client.
```