Armv8-M Mainline DSP Extension

Objectives

At the end of this topic, you will be able to:

- Summarize the DSP Extension and its related features in the Armv8-M architecture
- Understand different instruction mnemonics and how they operate
- Describe the tools and library support for the DSP Extension including CMSIS-DSP

Agenda

- **Overview of DSP in the Armv8-M Architecture**
- DSP Extension Instruction Set
- Tools and Library Support

What is DSP?

An important and fundamental element of many electrical engineering programmes

A comparatively mathematical topic, traditionally taught in lectures

{real-time} processing of sampled and quantized signals {representing physical quantities}

Evolution of DSP instructions in the Arm architecture



Cortex-M portfolio DSP extension overview

DSP Extension optimized for fast fixed-point and complex number arithmetic

- Saturating operations – increased use of sticky Q bit in APSR
- Asymmetric multiplies and multiply-accumulates

Armv6 SIMD instructions

- Use core registers
- Powerful byte and half-word operations

Additional APSR field

- SIMD comparison field GE

Armv7-AR upwards compatible

Agenda

- Overview of DSP in the Armv8-M architecture
- **DSP Extension Instruction Set**
- Tools and Library support

Armv8-M instruction set

New Armv8-M instructions



SIMD instructions

	S Signed	Q Signed Saturating	SH Signed Halving	U Unsigned	UQ Unsigned Saturating	UH Unsigned Halving
ADD8	SADD8	QADD8	SHADD8	UADD8	UQADD8	UHADD8
SUB8	SSUB8	QSUB8	SHSUB8	USUB8	UQSUB8	UHSUB8
ADD16	SADD16	QADD16	SHADD16	UADD16	UQADD16	UHADD16
SUB16	SSUB16	QSUB16	SHSUB16	USUB16	UQSUB16	UHSUB16
ASX	SASX	QASX	SHASX	UASX	UQASX	UHASX
SAX	SSAX	QSAX	SHSAX	USAX	UQSAX	UHSAX
USAD8	Unsigned Sum of Absolute Difference (8 bits)					
USADA8	Unsigned Sum of Absolute Difference and Accumulate (8 bits)					

ASX

1. Exchanges halfwords of the second operand register
2. Adds top halfwords and subtracts bottom halfwords

SAX

1. Exchanges halfwords of the second operand register
2. Subtracts top halfwords and adds bottom halfwords

All of these instructions set GE bits

SIMD Example: UADD8

```
UADD8  r0, r1, r2
```

- Register split into equal size and type elements
- Operation performed on same element of each register
- Sets APSR.GE bits according to the results of the additions (if there's a carry)

31	23	15	7	0	
0x10	0x34	0x09	0xAB		R2
+	+	+	+		
0xF0	0x78	0xF8	0xCD		R1
=	=	=	=		
0x00	0xAC	0xFF	0x78		R0

1	0	1	1	APSR.GE

SIMD comparisons

- GE bits are set by SIMD instructions
- SEL instruction select bytes from Rn or Rm, based on GE.
- Halfword SIMD instructions set two bits per field
- Byte-wise SIMD instructions set 1 bit per field



ASX instruction



Add **S**ubtract e**X**change

SAX swaps + and -

Saturation arithmetic

In normal integer arithmetic, incrementing beyond maximum value or decrementing below 0 makes the result wrap

- Sign is irrelevant

In saturating arithmetic, incrementing beyond maximum value or decrementing below minimum value makes the result clamp

- Can be signed or unsigned
- The output of the operation is “clipped”
- Q bit is set, and only cleared explicitly
- 8-, 16- and 32-bit saturating instructions available



SIMD Example: QADD8

```
QADD8  r0, r1, r2
```

- Register split into equal size and type elements
- Operation performed on same element of each register
- Sets APSR.Q bits according to the results of the additions

31	23	15	7	0	
0xFF	0xFF	0xFF	0xFF		R2
+	+	+	+		
0xF0	0x78	0xF8	0xCD		R1
=	=	=	=		
0xEF	0x77	0xF7	0xCC		R0

Multiply operations

Available with DSP features	SMULBB SMULBT SMULTB SMULTT SMLABB SMLABT SMLATB SMLATT SMLALBB SMLALBT SMLALTB SMLALTT SMULWB SMULWT SMLAWB SMLAWT SMUAD SMUADX SMUSD SMUSDX SMLAD SMLADX SMLSD SMLSDX SMLALD SMLALDX SMLSLD SMLSLDX SMMLA SMMLAR SMMLS SMMLSR SMMUL SMMULR
Standard on Armv8-M	MUL MLA MLS SMULL UMULL SMLAL UMLAL UMAAL



Agenda

- Overview of DSP in the Armv8-M architecture
- DSP Extension Instruction Set
- **Tools and Library support**

Common Microcontroller Software Interface Standard



CMSIS-DSP

Collection of 61 algorithms, including Complex Maths & FIR Filter functions

- C source code, optimized for Cortex-M processors

Works with CMSIS-Compliant C Compilers: Arm Compiler, IAR, and GCC

CMSIS DSP Software Library
Revision History of CMSIS-DSP
Deprecated List
Reference
Basic Math Functions
Fast Math Functions
Complex Math Functions
Filtering Functions
High Precision Q31 Biquad Cascade Filter
Biquad Cascade IIR Filters Using Direct Form I Str
Biquad Cascade IIR Filters Using a Direct Form II
Convolution
Partial Convolution
Correlation
Finite Impulse Response (FIR) Decimator
Finite Impulse Response (FIR) Filters
arm_fir_f32
arm_fir_fast_q15
arm_fir_fast_q31
arm_fir_init_f32
arm_fir_init_q15
arm_fir_init_q31
arm_fir_init_q7
arm_fir_q15
arm_fir_q31

Description

This set of functions implements Finite Impulse Response (FIR) filters for Q7, Q15, Q31, and floating-point data types. Fast versions of Q15 and Q31 are also provided. The functions operate on blocks of input and output data and each call to the function processes `blockSize` samples through the filter. `pSrc` and `pDst` points to input and output arrays containing `blockSize` values.

Algorithm:

The FIR filter algorithm is based upon a sequence of multiply-accumulate (MAC) operations. Each filter coefficient `b[n]` is multiplied by a state variable which equals a previous input sample `x[n]`.

```
y[n] = b[0] * x[n] + b[1] * x[n-1] + b[2] * x[n-2] + ...+ b[numTaps-1] * x[n-numTaps+1]
```



Finite Impulse Response filter

References

Armv8-M Architecture Reference Manual

DSP for Cortex-M : https://developer.arm.com/architectures/instruction-sets/dsp-extensions/dsp-for-cortex-m

CMSIS-DSP (Free DSP library for Cortex-M processors)
https://github.com/ARM-software/CMSIS_5

Thank You
Danke
Gracias
Grazie
谢谢
ありがとう
Asante
Merci
감사합니다
धन्यवाद
Kiitos
شكرًا
ধন্যবাদ
תודה