

# arm

## Armv8-M Mainline DSP Extension

# Objectives

At the end of this topic, you will be able to:

- Summarize the DSP Extension and its related features in the Armv8-M architecture
- Understand different instruction mnemonics and how they operate
- Describe the tools and library support for the DSP Extension including CMSIS-DSP

# Agenda

- **Overview of DSP in the Armv8-M Architecture**
- DSP Extension Instruction Set
- Tools and Library Support

# What is DSP?


An important and fundamental element of many electrical engineering programmes

A comparatively mathematical topic, traditionally taught in lectures

{real-time} processing of sampled and quantized signals {representing physical quantities}



# Evolution of DSP instructions in the Arm architecture



# Cortex-M portfolio DSP extension overview

## **DSP Extension optimized for fast fixed-point and complex number arithmetic**

Saturating operations – increased use of sticky Q bit in APSR

Asymmetric multiplies and multiply-accumulates

## **Armv6 SIMD instructions**

Use core registers

Powerful byte and half-word operations

## **Additional APSR field**

SIMD comparison field GE


## **Armv7-AR upwards compatible**

# Agenda

- Overview of DSP in the Armv8-M architecture
- **DSP Extension Instruction Set**
- Tools and Library support

# Armv8-M instruction set

## New Armv8-M instructions



## Armv8-M DSP Extension instructions



# SIMD instructions

	S Signed	Q Signed Saturating	SH Signed Halving	U Unsigned	UQ Unsigned Saturating	UH Unsigned Halving
ADD8	SADD8	QADD8	SHADD8	UADD8	UQADD8	UHADD8
SUB8	SSUB8	QSUB8	SHSUB8	USUB8	UQSUB8	UHSUB8
ADD16	SADD16	QADD16	SHADD16	UADD16	UQADD16	UHADD16
SUB16	SSUB16	QSUB16	SHSUB16	USUB16	UQSUB16	UHSUB16
ASX	SASX	QASX	SHASX	UASX	UQASX	UHASX
SAX	SSAX	QSAX	SHSAX	USAX	UQSAX	UHSAX
USAD8	Unsigned Sum of Absolute Difference (8 bits)					
USADA8	Unsigned Sum of Absolute Difference and Accumulate (8 bits)					

## ASX

1. Exchanges halfwords of the second operand register
2. Adds top halfwords and subtracts bottom halfwords

## SAX

1. Exchanges halfwords of the second operand register
2. Subtracts top halfwords and adds bottom halfwords

**All of these instructions set GE bits**

# SIMD Example: UADD8

**UADD8** *r0*, *r1*, *r2*


- Register split into equal size and type elements
- Operation performed on same element of each register
- Sets APSR.GE bits according to the results of the additions (if there's a carry)

31	23	15	7	0	
0x10	0x34	0x09	0xAB		R2
+	+	+	+		
0xF0	0x78	0xF8	0xCD		R1
=	=	=	=		
0x00	0xAC	0xFF	0x78		R0


1 0 1 1 APSR.GE

# SIMD comparisons


- GE bits are set by SIMD instructions
- SEL instruction select bytes from Rn or Rm, based on GE.
- Halfword SIMD instructions set two bits per field
- Byte-wise SIMD instructions set 1 bit per field



# ASX instruction



# Saturation arithmetic




In normal integer arithmetic, incrementing beyond maximum value or decrementing below 0 makes the result wrap

- Sign is irrelevant

In saturating arithmetic, incrementing beyond maximum value or decrementing below minimum value makes the result clamp

- Can be signed or unsigned
- The output of the operation is “clipped”
- Q bit is set, and only cleared explicitly
- 8-, 16- and 32-bit saturating instructions available



# SIMD Example: QADD8

**QADD8** *r0*, *r1*, *r2*


- Register split into equal size and type elements
- Operation performed on same element of each register
- Sets APSR.Q bits according to the results of the additions

31	23	15	7	0	
0xFF	0xFF	0xFF	0xFF		R2
+	+	+	+		
0xF0	0x78	0xF8	0xCD		R1
=	=	=	=		
0xEF	0x77	0xF7	0xCC		R0


# Multiply operations

Available with DSP features	SMULBB	SMULBT	SMULTB	SMULTT
	SMLABB	SMLABT	SMLATB	SMLATT
	SMLALBB	SMLALBT	SMLALTB	SMLALTT
	SMULWB	SMULWT	SMLAWB	SMLAWT
	SMUAD	SMUADX	SMUSD	SMUSDX
	SMLAD	SMLADX	SMLSD	SMLSDX
	SMLALD	SMLALDX	SMLSLD	SMLSLDX
	SMMLA	SMMLAR	SMMLS	SMMLSR
Standard on Armv8-M	SMMUL SMMULR			
	MUL	MLA	MLS	
	SMULL	UMULL	SMLAL	UMLAL
			UMAAL	

MUL Rdm, Rn, Rdm



SMLATB Rd, Rn, Rm, Ra




# Agenda

- Overview of DSP in the Armv8-M architecture
- DSP Extension Instruction Set
- **Tools and Library support**



# Common Microcontroller Software Interface Standard





# References

## Armv8-M Architecture Reference Manual

**DSP for Cortex-M** : <https://developer.arm.com/architectures/instruction-sets/dsp-extensions/dsp-for-cortex-m>

**CMSIS-DSP** (Free DSP library for Cortex-M processors)  
[https://github.com/ARM-software/CMSIS\\_5](https://github.com/ARM-software/CMSIS_5)

arm

Thank You

Danke

Gracias

Grazie

谢谢

ありがとう

Asante

Merci

감사합니다

धन्यवाद

Kiitos

شكراً

ধন্যবাদ

תודה