## VCS®/VCSi<sup>™</sup> Quick Reference

Version C-2009.06 June 2009

Comments?
E-mail your comments about VCS documentation to vcs\_support@synopsys.com



# Copyright Notice and Proprietary Information

Copyright © 2008 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

## **Right to Copy Documentation**

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

"This document is duplicated with the Synopsys, Inc., for the exclusive us		
	and it	S
employees. This is copy number	,,,	

## **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

## Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

## Registered Trademarks (®)

Synopsys, AMPS, Cadabra, CATS, CRITIC, CSim, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSIM, HSPICE, iN-Phase, in-Sync, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Compiler, PrimeTime, SiVL, SNUG, SolvNet, System Compiler, TetraMAX, VCS, and Vera are registered trademarks of Synopsys, Inc.

## Trademarks (TM)

Active Parasitics, AFGen, Apollo, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanTestchip, AvanWaves, BOA, BRT, ChipPlanner, Circuit Analysis, Columbia, Columbia-CE, Comet 3D, Cosmos, CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, Cyclelink, DC Expert, DC Professional, DC Ultra, Design Advisor, Design Analyzer, Design Vision, DesignerHDL, DesignTime, Direct RTL, Direct Silicon Access, Discovery, Dynamic-Macromodeling, Dynamic Model Switcher, EDAnavigator, Encore, Encore PQ, Evaccess,

ExpressModel, Formal Model Checker, FoundryModel, Frame Compiler, Galaxy, Gatran, HANEX, HDL Advisor, HDL Compiler, Hercules, Hercules-II, Hierarchical Optimization Technology, High Performance Option, HotPlace, HSIM<sup>plus</sup>, HSPICE-Link, iN-Tandem, Integrator, Interactive Waveform Viewer, i-Virtual Stepper, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, JVXtreme, Liberty, Libra-Passport, Library Compiler, Libra-Visa, Magellan, Mars, Mars-Rail, Mars-Xtalk, Medici, Metacapture, Milkyway, ModelSource, Module Compiler, Nova-ExploreRTL, Nova-Trans, Nova-VeriLint, Orion ec, Parasitic View, Passport, Planet, Planet-PL, Planet-RTL, Polaris, Power Compiler, PowerCODE, PowerGate, ProFPGA, ProGen, Prospector, Raphael, Raphael-NES, Saturn, ScanBand, Schematic Compiler, Scirocco, Scirocco-i, Shadow Debugger, Silicon Blueprint, Silicon Early Access, SinglePass-SoC, Smart Extraction, SmartLicense, Softwire, Source-Level Design, Star-RCXT, Star-SimXT, Taurus, TimeSlice, TimeTracker, Timing Annotator, TopoPlace, TopoRoute, Trace-On-Demand, True-Hspice, TSUPREM-4, TymeWare, VCS Express, VCSi, Verification Portal, VFormal, VHDL Compiler, VHDL System Simulator, VirSim, and VMC are trademarks of Synopsys, Inc.

## Service Marks (SM)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license.

ARM and AMBA are registered trademarks of ARM Limited. Saber is a registered trademark of SabreMark Limited Partnership and is used under license.

All other product or company names may be trademarks of their espective owners.

Document Order Number hard copy not available VCS/VCSi Ouick Reference, Version A-2008.03 Beta

## **Table of Contents**

About VCS	6
Reserved Keywords	6
Concurrency	6
Lexical Conventions	6
Module Definitions	9
Module Port Declarations	9
Data Type Declarations	10
Primitive Instances	12
Module Instances	13
Procedural Blocks	14
Operators	19
Continuous Assignments	21
Task and Function Definitions	22
Specify Blocks	23
User Defined Primitives (UDPs)	25
System Tasks and Functions	27
Escape Sequences and Format Specifications	
Compiler Directives	
Environment Variables	42
Compile-Time Options	44
Runtime Options	
PLI Table Format	
CLI Commands	85

#### About VCS

VCS<sup>™</sup> (Verilog Compiled Simulator) is the complete Verilog simulator from Synopsys. VCS simulates IEEE Std 1364. VCS has additional built in system tasks and functions and compiler directives not found in the Std 1364.

VCS has a Command Language Interface (CLI) for entering commands during simulation.

D 117	1		
Reserved Key	words		
always	for	output	supply0
and	force	parameter	supply1
assign	forever	pmos	table
begin	fork	posedge	task
buf	function	primitive	time
bufif0	highz0	pull0	tran
bufif1	highz1	pull1	tranif0
case	if	pulldown	tranif1
casex	ifnone	pullup	tri
casez	initial	rcmos	tri0
cmos	inout	real	tri1
deassign	input	reg	triand
default	integer	release	trior
defparam	join	repeat	trireg
disable	large	rnmos	vectored
edge	macromodule	rpmos	wait
else	medium	rtran	wand
end	module	rtranif0	weak0
endcase	nand	rtranif1	weak1
endfunction	negedge	scalared	while
endmodule	nmos	small	wire
endprimitive	nor	specify	wor
endspecify	not	specparam	xnor
endtable	notif0	strength	xor
endtask	notif1	strong0	
event	or	strong1	

## Concurrency

The following Verilog HDL constructs are independent processes that are evaluated concurrently in simulation time:

- module instances
- primitive instances
- procedural blocks
- · continuous assignments

#### Lexical Conventions

The Verilog HDL is a stream of the following lexical tokens:

Token	Description
white space	blanks, tabs, new lines (carriage return), and form feeds
Comment	// begins a single line comment, terminated by a new line /* begins a multi-line comment, terminated by a */

Token	Description
Operator	See "Operators" on page 19
Number	See "Integers" on page 8 and "Real numbers" on page 8
String	A sequence of characters enclosed in quotation marks, contained on a single line
Identifier	See"Identifiers (Names)" on page 7
Keyword	See "Reserved Keywords" on page 6

#### **Identifiers (Names)**

- Must begin with alphabetic or underscore characters a-z, A-Z, \_
- Can also contain the characters 0-9 and \$
- May use any character by escaping with a back slash (\) at the beginning of the identifier, and terminating with a white space

Examples	Notes
adder	Valid identifier name
XOR	Uppercase identifier differs from the xor keyword
\reset*	An escaped identifier (must be followed by a white space)

## Logic Values

The Verilog HDL has four logic values.

Logic Value	Description
0	Zero, low, or false
1	One, high, or true
z or Z	High impedance, tri-stated, or floating)
x or X	Unknown or uninitialized (can be 0, 1 or Z)

## **Logic Strengths**

The Verilog HDL has 8 logic strengths: 4 driving, 3 capacitive, and high impedance (no strength).

Strength Level	Strength Name	Specification Keyword	Display Mnemonic	
7	Supply Drive	supply0 supply1	Su0 Su1	
6	Strong Drive	strong0 strong1	St0 St1	
5	Pull Drive	pull0 pull1	Pu0 Pu1	
4	Large Capacitive	large	La0 La1	
3	Weak Drive	weak0 weak1	We0 We1	
2	Med. Capacitive	medium	Me0 Me1	

Strength Level	Strength Name	Specification Keyword		Display Mnemonic	
1	Small Capacitive	small		Sm0	Sm1
0	High Impedance	highz0	highz1	HiZ0	HiZ1

#### Integers

value

Unsized decimal integer

<size><base><value> Sized integer in a specific radix (base). Where size is the number of bits, and base is the radix.

Base	Symbol	Legal Values
binary	b or B	0,1,x,X,z,Z, ?, _
octal	o or 0	0-7, x, X, z, Z, ?, _
decimal	d or D	0-9
hexadecimal	h or H	0-9, a-f, A-F, x, X, z, Z, ?_

#### When assigning integer values:

- The VCS standard for unsized integers is 32-bits.
- The ? represents "don't care."
- Underscore are ignored (used for readability).
- Verilog always assigns values from right (lsb) to left (msb).
- When size is less than value, the upper bits are truncated.
- When size is larger than value, and the left-most bit of value is 0 or 1, zeros are left-extended to fill the size.
- When size is larger than value, and the left-most bit of value is Z or X, the Z or X is left-extended to fill the size.

Examples	Size	Base	Binary Equivalent
10	32 bits	decimal	001010 (32-bits)
1'b1	1 bit	binary	1
8 <b>'</b> Haa	8 bits	hex	01010101
6'hF0	6 bits	hex	110000 (truncated)
6'hF	6 bits	hex	001111 (zero filled)
8'bz	8 bits	binary	zzzzzzzz (z filled)

#### Real numbers

value.value

A real number in decimal notation.

<base><E><exponent> A real number in scientific notation (The letter E is not case sensitive).

When assigning real number values:

- Real numbers are limited to the values 0-9 and underscore.
- There must be a value on either side of the decimal point.

The exponent must be an integer.

Examples	Notes
1.2	Decimal notation
0.5	Must have value on both sides of decimal point
3e4	3 times 10 <sup>4</sup> (30000)
5.8E-3	5.8 times 10 <sup>-3</sup> (0.0058)

#### Module Definitions

Modules are the building blocks of Verilog models. The constructs in modules are as follows:

```
module module name (port name, port name,
  module port declarations
                                              (See page 9)
  data_type_declarations
                                              (See page 10)
  primitive_instances
                                              (See page 12)
 module instances
                                              (See page 13)
 procedural blocks
                                              (See page 14)
                                              (See page 21)
  continuous assignments
  task and function definitions
                                              (See page 22)
                                              (See page 23)
  specify blocks
```

#### endmodule

- A module contains declarations, functionality, and timing.
- Module functionality may be behavioral (procedural blocks with programming statements), structural (a netlist of components), or a combination of behavioral and structural.
- · Modules can instantiate other modules.
- Module constructs can be in any order, but ports and data types must be declared before they are used.

#### Module Port Declarations

```
Scalar (1-bit) port declaration syntax:

port_direction port_name, ...;
```

Vector (multi-bit) port declaration syntax:

```
port_direction [port_size] port_name, ,...;
```

port\_direction is input, output or inout (bidirectional). port\_size is a range from [msb:lsb] (Most-Significant-Bit to Least-Significant-Bit).

- The msb and 1sb must be literal integers or parameters.
- Either little-endian or big-endian conventions may be used.
- The VCS limit on port sizes is 1 million bits.

Examples	Notes
input a, b, sel;	3 scalar ports
output [7:0] result;	Little endian convention
inout [0:15] data_bus;	Big endian convention

Examples	Notes
input [15:12] addr;	msb:lsb may be any integer
<pre>parameter word = 32; input [word - 1:0] addr;</pre>	Constants and expressions can be used

## **Data Type Declarations**

Every signal or variable must have a data type associated with it. There are two classes of data types, nets and registers.

## **Net Data Types**

Net data types connect components together. Use a net data type when:

- A signal is driven by the output of some device.
- · A signal is also declared as an input port or inout port.
- · A signal is on the left-hand side of a continuous assignment.

Net Data Type	Functionality
wire tri	Basic interconnecting wire
wor trior	Wired outputs OR together
wand triand	Wired outputs AND together
tri0 tri1	Pulls down or up when not driven
supply0 supply1	Constant logic 0 or 1 (supply strength)
trireg	Stores last value when tri-stated (capacitance strength)

#### **Implicit Declarations**

Signals included in module instance port connection lists and primitive instance terminal connection lists, but are not explicitly declared, are implicitly declared to be scalar wire nets. You can change this default with the 'default\_nettype compiler directive.

## Register Data Types

Register data types are used as variables in procedural blocks. Use a register data type when the signal is on the left-hand side of a procedural assignment.

Register Type	Functionality	
reg	Unsigned variable of any bit size	
integer	Signed 32-bit variable	
time	Unsigned 64-bit variable	
real	Double-precision floating point variable	
realtime	Another double-precision floating point variable Functionally the same as real.	

## Other Data Types

Special data types that are neither nets nor registers:

Other Types	Functionality
parameter	Run-time constant for storing integers, real numbers, time, delays, or ASCII strings. Parameters in a module may be redefined for each instance of the module (see "Overriding Module Parameter Values" on page 14).
specparam	Specify block constant for storing integers, real numbers, time, delays or ASCII strings.
event	A momentary flag with no logic value or data storage. Often used for synchronizing concurrent activities within a module.

### **Data Type Declaration Syntax**

```
Data Type Declaration Syntax:

net_type [size] #delay net_name, net_name, ...;
net_type (drive_strength) [size] #delay net_name =
continuous_assignment;

trireg (capacitance_strength) [size] #delay
net_name, net_name,...;
register_type [size] register_name,
register_name,...;
register_type [size] array_name [array_size];
parameter constant_name = value, constant_name =
value, ...;
specparam constant_name = value, constant_name =
value, ...;
event_event_name, event_name, ...;
```

You can only specify #delay on net data types. The syntax for delays is the same as when specifying delays on primitives. See "Primitive Delays" on page 13.

size is a range from [msb:lsb] (Most-Significant-Bit to Least-Significant-Bit).

- The msb and 1sb must be positive integers, integer parameters or an expression that resolves to an integer.
- Either little-endian or big-endian conventions may be used.
- The VCS limit on vector size is 1 million bits.

```
array size is [first address:last address].
```

- first\_address and last\_address must be positive integers, integer parameters, or an expression that resolves to integer.
- Either ascending or descending address order can be used.
- The VCS limit on the address range is 2<sup>32</sup>-1.

drive\_strength(optional) is specified as (strength0,
strength1) or (strength1, strength0). See "Logic Strengths"
on page 7 for strength keywords.

Data Type Examples	Notes
wire a, b, c;	3 scalar nets
tri1 [7:0] data_bus;	8-bit net, pulls-up when tri-stated
reg [1:8] result1, result2;	Two 8-bit unsigned variables
reg [7:0] RAM [0:1023];	A variable array that is 8- bits wide, with 1K of addresses
wire #(2.4,1.8) carry_bit;	A net with rise and fall delays
<pre>wire (strong1, pull0) sum = a+b;</pre>	A net with drive strengths and a continuous assignment
<pre>trireg (large) ram_cell;</pre>	A net with large capacitance

#### **Primitive Instances**

primitive\_type (drive\_strength) #delay instance\_name
(terminal, terminal, ...);

## **Primitive Types**

Primi	tive Type	Terminal Order and Quantity
and or xor	nand nor xnor	(1-output, 1-or-more-inputs)
buf	not	(1-or-more-outputs, 1-input)
bufif0 bufif1	notif0 notif1	(1-output, 1-input, 1-control-input)
pmos rpmos	nmos rnmos	(pmos, rpmos 0 enabled) (nmos, rnmos, rnmos 1 enabled)
cmos	rcmos	(1-output, 1-input, n-cntrl, p-cntrl)
tran	rtran	(2-bidirectional-inouts)
tranif0 rtranif0	tranif1 rtranif1	(2-bidirectional-inouts, 1-control)
pullup	pulldown	(1-output)
User Defined	Primitive	(1-output, 1-or-more-inputs)

## **Primitive Drive Strengths**

drive\_strength (optional) is specified as (strength0, strength1) or (strength1, strength0). The default strength is (strong1, strong0). See "Logic Strengths" on page 7. Only gate and user defined primitives may specify drive strengths. Switch primitives (tran, etc.) pass the input strength to the output. Resistive switches (rtran, etc.) reduce the strength as it is passed through.

## Primitive Delays

- Separate rise, fall, and turn-off delays may be specified.
- Minimum, typical, and maximum delays may be specified.
- · Integers and real numbers may be used
- If no delay is specified, the default is zero delay

#### **Delay Syntax**

#delay or # (delay)

Single delay for all output transitions

#(delay, delay)

Separate delays for rising and falling transitions

#(delay, delay, delay)

Separate delays for rising, falling, and turn-off transitions

#(min:typ:max)

Minimum, typical, and maximum delays for all transitions

#(min:typ:max,min:typ:max)

Minimum, typical, and maximum delays for rising and falling transitions

#(min:typ:max,min:typ:max,min:typ:max)

Minimum, typical, and maximum delays for rising, falling and turn-off transitions

#### Primitive Instance Name

Primitive instance names are optional.

#### Module Instances

When you instantiate a module in another module you specify the signals that connect to the module ports. You can connect signals to ports by ordered list or specify connections by name. You can override parameter values in the instantiated module.

#### **Port Order Instantiation**

```
module name instance name (signal, signal, ...);
```

Lists the signals connected to the module in the same order as the port list in the module header. An unconnected port is designated by two commas with no signal between them.

#### **Port Name Instantiation**

```
module_name instance_name (.port_name(signal),
.port_name(signal), ...);
```

Lists the port name and signal connected to it, in any order.

#### **Overriding Module Parameter Values**

When you instantiate a module you can pass different values to the parameters inside that module. You can specify different values between the module name and the instance name with something that looks like a delay specification. List values in the order of parameter declarations in the module:

```
module_name #(value,...) instance_name
(port connections);
```

You can also use a defparam statement to pass parameter values:

defparam instance name.parameter name = value;

```
Module Instance Example
module reg 4 b
input [3.0] d;
                4 bit
                              d,
                                   clock);
                                               output [3:0] q;
                          port order connection
input clock;
                                                 port name connection
dff u1 (q[0],, d[0], clock;
dff u2(.clk(clock),.q(q[1]),.data(d[1]));
dff u3 (q[2],,d[2],clock); overriding parameter with defparam defparam u3.delay = 3.27 dff \# (2) u4 (q[3],,d[3], clock);
endmodule
                     overriding parameter in instantiation statement
module dff (q, qb, data, clk); output q, qb;
parameter delay =1 default delay stored as parameter dff udp #delay (q, data, clk);
     (qb, q);
endmodule
```

#### Procedural Blocks

```
type_of_block timing_control
statement_block : block_name
  local_register_declarations
  timing_control procedural_statements
end of statement block
```

## Types of Procedural Blocks

#### initial

A procedural block that executes once.

#### always

A procedural block that executes over and over again.

#### Statement Blocks

#### begin - end

Groups two or more statements that execute sequentially, so that all statements are evaluated in the order they are listed. Each timing control is relative to the execution of the previous statement.

#### fork - join

Groups two or more statements that execute in parallel, so that all statements are evaluated concurrently. Each timing control is absolute to when the group started.

#### block\_name

(optional) When a statement block is given a name, it may have local registers and can be disabled.

#### local register declarations

(optional) Must be a register data type, and may only be declared if the statement block is given a name.

## Timing Controls (Procedural Delays)

#### #delay statement;

Delays execution for a specific amount of time. The delay may be a literal number, a variable, or an expression.

#### @(edge net or register) statement;

Delays execution until there is a logic transition on a signal.

- edge (optional) must be either posedge or negedge. If no edge is specified, then any logic transition is used.
- The or keyword is used to specify events on any of more than one signal.

Examples	
always@(posedge clk) begin	always block executes when there is a rising edge on clk
always@(a or b or c) begin 	always block execute whenever there is a transition on signals a, b, or c

#### wait (expression);

Statement that delays execution until the expression evaluates as true.

#### **Procedural Assignments**

You can use the following procedural assignments only in procedural blocks.

#### register = expression;

Blocking procedural assignment. VCS evaluates the expression and immediately assigns the value of the expression to the register, possibly blocking other evaluations at the same time step until after the assignment is completed. In the sequence:

```
begin
  reg1=reg2;
  reg2=reg1;
end
```

The first blocking assignment will change reg1 before the second blocking assignment can evaluate reg1.

#### register <= expression;

Nonblocking procedural assignment. VCS evaluates the expression and schedules the assignment of the value of the expression at the end of the time step, after VCS evaluates and schedules the assignments of the other nonblocking procedural assignments in the time step. In the sequence:

```
begin
  reg1<=reg2;
  reg2<=reg1;
end</pre>
```

Both assignments are evaluated before reg1 or reg2 change value and VCS assigns to reg2 the old value of reg1.

#### timing control register = expression;

Delayed blocking procedural assignment. The timing control delays the evaluation and the execution of the assignment statement.

#### register = timing control expression;

Blocking procedural assignment statement with intra-assignment delay. VCS evaluates the expression and schedules the assignment in a non-deterministic order in the time step specified by the timing control.

#### register <= timing control expression;

Nonblocking procedural assignment statement with intraassignment delay. VCS evaluates the expression and schedules the assignment for the end of the time step specified by the timing control.

### assign register = expression;

Procedural continuous assignment. Overrides any other procedural assignments to a register.

#### deassign register;

Deactivates a procedural continuous assignment, allowing other assignments to again change the register.

### force net\_or\_register = expression;

Forces any data type to a value, overriding all other logic. These statements impede performance.

## release net\_or\_register;

Removes the effect of a force or deactivates a procedural continuous assignment.

#### **Programming Statements**

#### if (expression) statement or statement block

Executes the next statement or statement block if the expression evaluates as true.

## if (expression) statement\_or\_statement\_block else statement\_or\_statement\_block

Executes the first statement or statement block if the expression evaluates as true; Executes the second statement or statement block if the expression evaluates as false.

#### case (net or register)

case\_match1: statement\_or\_statement\_block
case match2,

case\_match3: statement\_or\_statement\_block
default: statement\_or\_statement\_block

#### endcase

Compares the net or register to each case and executes the statement or statement block associated with the first matching case, or executes the default if none of the cases match (the default case is optional).

#### casez

Special version of the case statement which allows a Z logic value in the case matches to represent don't-care bits.

#### casex

Special version of the case statement which allows Z or X logic values in the case matches to represent don't-care bits.

## forever statement\_or\_statement\_block

An infinite loop that continuously executes the statement or statement block.

#### repeat (number) statement or statement block

A loop that executes the statement or statement block the specified number of times. Number can be an integer, net, register, module parameter, or an expression. VCS evaluates the number only once.

## while(expression) statement\_or\_statement\_block

A loop that executes a statement or statement block as long as an expression evaluates as true or non-zero.

## for(initial\_assignment;expression; step\_assignment) statement\_or\_statement\_block

- 1 Executes the initial\_assignment once when the loop starts.
- 2 Executes the statement or statement block as long as the *expression* evaluates as true or non-zero.
- 3 Executes the <code>step\_assignment</code> at the end of each pass through the loop.

## disable group\_name\_or\_task\_name;

Discontinues execution of a named group of statements or a task. Simulation of that group jumps to the end of the group without executing any scheduled events.

Procedural Block Examples	
<pre>initial begin   clk = 0;   #1000 forever #25 clk=~clk; end</pre>	A 50 ns clock oscillator that starts after 1000 time units
<pre>always @(posedge clk) begin   word [15:8] &lt;= word [7:0];   word [7:0] &lt;= word [15:8]; end</pre>	A sequential block that triggers on a rising edge on clk. Nonblocking assignments avoid race conditions in the byte swap.
<pre>always @(a or b or mode) if (mode == 0) y = a + b; else y = a * b;</pre>	A combinational block that executes whenever any signal in the "sensitivity list" changes.

Procedural Block Examples		
<pre>always @(posedge clk) begin   casez (opcode)   4'b1???: alu out = accum;   4'b0000: while (block_xfer)   repeat (5) @(posedge clk)   begin         RAM[address]=data_bus;         address=address + 1'   end   4'b0111:</pre>	A sequential logic block that triggers off clk. casez makes Z don't care. The ? is the same as Z. Loop until block_xfer is false. Loop five clock cycles	
<pre>begin:load    integer i;    for (i=0; i&lt;=255;i=i+1)     @(negedge clk)</pre>	Named block. Local register	
<pre>always @ (posedge clk)   fork   #5 count = count + 1;   #2.4 if (count == 4'd15)</pre>	The fork causes parallel evaluation. count has 5 ns delay. Look ahead carry has 2.4 ns delay	

## **Operators**

Operators perform an operation on one or two operands:

Unary expression: operator operand

Binary expression: operand operator operand The operands can be either net or register data types and can be scalar, vector, bit selects, or part selects from a vector.

Operator	Usage	Description	
	Arithmetic Operators		
+	m + n	Add n to m	
-	m - n	Subtract n from m	
-	-m	Negate m (2's complement)	
*	m * n	Multiply m by n	
/	m / n	Divide m by n	
용	m % n	Modulo (remainder) of m / n	
	Bitwise Operators		
~	~m	Invert each bit of m	
&	m & n	AND each bit of m with each bit of n	
	m   n	OR each bit of m with each bit of n	
^	m ^ n	Exclusive OR each bit of m with n	

~^ ^~	m ~^ n m ^~ n	Exclusive NOR all bits in m (1-bit result)	
~	*** ***	Paduation On anatoms	
,	Unary Reduction Operators		
&	&m	AND all bits in m together (1-bit result)	
~ &	~ & m	NAND all bits in m together (1-bit result)	
1	m	OR all bits in m together (1-bit result)	
^	^m	Exclusive OR all bits in m (1-bit-result)	
~^ ^~	~^m ^~m	Exclusive NOR all bits in m (1-bit result)	
•	L	ogical Operators	
!	!m	Is m not true? (1-bit True/False result)	
& &	m && n	Are both m and n true? (1-bit T/F result)	
11	m    n	Are either m or n true? (1-bit T/F result)	
Equality Operators (compare logic values 0 and 1)			
==	m == n	Is m equal to n? (1-bit True/False result)	
!=	m != n	Is m not equal to n? (1-bit T/F result)	
	Identity Operators (compare logic values 0, 1, X, and Z)		
===	m === n	Is m identical to n? (1-bit True/False result.)	
!==	m !== n	Is m not identical to n? (1-bit T/F result)	
	Re	lational Operators	
<	m < n	Is m less than n? (1-bit True/False result)	
>	m > n	Is m greater than n? (1-bit T/F result)	
<=	m <= n	Is m less than or equal to n? (1-bit result)	
>=	m >= n	Is m greater than or equal to n? (1-bit result.)	
Logical Shift Operators			
<<	m << n	Shift m left n-times	
>>	m >> n	Shift m right n-times	
Miscellaneous Operators			
?:	sel ? m:n	If sel is true, select m: else select n	
{}	{m,n}	Concatenate m to n, creating larger vector	
{ { } }	{n{m}}	Replicate m n-times	
->	-> m	Trigger an event on an event data type	

Operator Precedence	
! ~ + - & ~&   ^  ^ ~~	unary
* / %	binary
+ -	
<< >>>	
< <= > >=	
== != === !==	
&	
^ ~^	
1	
&&	
11	₩
?:	ternary

**Note:** All operators with the same precedence associate left to right except the ternary operator.

#### **Continuous Assignments**

Continuous assignments model combinational logic.

- Continuous assignments are declared outside of procedural blocks. They automatically become active at time zero, and are evaluated concurrently with procedural blocks, module instances, and primitive instances.
- The signal on the left-hand side must be a net data type.
- Every time a signal changes on the right-hand side, the entire right-hand side is re-evaluated, and the result is assigned to the net on the left-hand side.

## **Explicit Continuous Assignments**

```
net_type [size] net_name;
assign #delay net_name = expression;
```

Requires two statements - one to declare the net, and one to continuously assign a value to it.

## **Implicit Continuous Assignments**

```
net_type (strength) [size] #delay net_name =
expression;
```

Combines the net declaration and continuous assignment into one statement.

net\_type can be any of the net data types except trireg.

- strength (optional) may only be specified when the continuous assignment is combined with a net declaration. The default strength is (strong0, strong1).
- delay (optional) follows the same syntax as primitive delays (See "Primitive Delays" on page 13.). The default is zero delay.
- expression may include any data type, any operator, and calls to functions.

```
Continuous Assignment Examples
wire [31:0] mux out; assign mux out = sel ? a : b;
A 32-bit wide 2:1 MUX
tri [0:15] #2.8 buf out = en ? in: 16'bz
A 16-bit wide tri-state buffer with propagation delay
wire [63:0] (strong1, pull0) alu out =
alu function (opcode, a, b);
A 64-bit ALU with ECL output strengths
```

#### Task and Function Definitions

```
task task name;
  input, output, and inout argument declarations;
  local register parameter or event declarations;
 procedural statement or statement block;
endtask
```

```
function [range or register type] function name;
  input argument declarations;
  local register declarations;
 procedural statement or statement block;
endfunction
```

Tasks are subroutines, and can have any number of input, output, or inout arguments, and can contain timing controls (#, @, or wait). The order in which you declare the input, output, and inout arguments in this definition determines the order in which you specify arguments in the task enabling statement that calls the task.

Task Example		
task read mem; input [15:0] address; output [31:0] data; begin read request = 1; wait (read grant) addr_bus=address wait (data_ready) data=data_bus #5 addr_bus = 16"bz read_reaquest = 0; end endtask		This is a task definition. Note the order of the argument declarations.
<pre>always @(posedge clk) read_mem(PC,IR);</pre>	enabling state	rays block for a task ement. VCS matches arguments address and

Functions must have at least one input argument. Functions can not contain timing controls (#, @, or wait). Functions return the value assigned to the name of the function.

The order that you declare the arguments determines the order of the arguments when you call this function.

Example of a Function	
<pre>function [7:0] fmux; input [7:0] a,b; input select; begin fmux=select?a,b; end</pre>	Function definition
<pre>val=fmux(i1,i2,sel);</pre>	This is a procedural assignment that assigns the return value of the function.

## Specify Blocks

#### specify

```
specify block parameters;
  pin_to_pin_path_delays
  timing_constraint checks
endspecify
```

## **Specify Block Parameters**

#### specparam = value;

Specparams are constants used to store delays, delay calculation factors, synthesis factors, etc.

## Pin-to-Pin Path Delays

#### Full connection path delay

```
(input port *> output port) = (delay);
```

Every bit of input has a delay path to every bit of output.

#### Parallel connection path delay

```
(input port => output port) = (delay);
```

Each bit of input is connected to the same bit of output (bit0 to bit0, bit1 to bit1 ...)

#### Level sensitive conditional path delays

```
if (condition)(input port=>output port)=(delay);
if (condition) (input port*>output port) = (delay);
```

condition must use input ports and expressions that resolve to true/false.

#### Edge sensitive path delays

```
(edge input_port=>(output_port:source))=(delay);
(edge input_port*>(output_port:source))=(delay);
```

- edge (optional) may be either posedge or negedge. If not specified, then all input transitions are used.
- source is the input port or value the output will receive, which
  may be different than the edge sensitive trigger.

#### State Dependent path delays

```
if(condition_1)(input*>output) = (delay);
if(condition_2)(input*>output) = (different_delay);
if(condition_3)(input*>output) = (different_delay);
```

The conditions must use input ports and expressions that resolve to true/false.

#### **Polarity**

You can specify a positive or negative polarity to the module path.

Prepend a + (plus) to the \*> or => symbol to specify positive polarity. In edge sensitive path delays, append the + to the: between the output\_port and the source.

Prepend a – (minus) to the \*> or => symbol to specify negative polarity.In edge sensitive path delays, prepend the – to the : between the <code>output\_port</code> and the <code>source</code>.

## **Delays for Different Transitions**

You can specify different delays for 1,2,3, or 6 transitions. Each transition can have a single delay or a min:typ:max range of delays.

Number of Delays	Transitions Represented
1	all output transitions
2	rise, fall output transitions
3	rise, fall, turn-off output transitions
6	rise, fall, 0 to Z, Z to 1, 1 to Z, Z to 0

Specify Block Examples	Notes
(a => b)=1.8;	One delay for all output transitions
(a -*> b)=2:3:4;	One min:typ:max delay range for all output transitions. Port b receives the inverted value of a.
specparam t1=3:4:6,t2=2:3:4; (a *> y) = (t1,t2);	Different delays for rise, fall transitions
(a *> y1, y2) = (2,3,4,3,4,3);	Different delays for each output transition

Specify Block Examples	Notes
<pre>if (clock)   (in*&gt;out) = 2:3:5;</pre>	Level sensitive conditional path delay. Timing path only exists if clock is low (not true).
<pre>(posedge clock=&gt;(q +: data))=2;</pre>	Edge sensitive path delay. Timing path is positive edge of clock to q. Port q receives the non-inverted value of data.
if (rst && pst) (posedge clk=>(qb -: d)=(2, 3);	Combined level and edge sensitive path delay. Port qb receives the inverted value of d.
<pre>if (opcode=2'b00) (a,b *&gt; o)=25; if (opcode = 2'b01) (a,b *&gt; o)=15; if (opcode = 2'b10) (a,b *&gt; o)=10; (opcode*&gt; o)=15;</pre>	State Dependent path delays. An ALU with different delays for each operation.

## **User Defined Primitives (UDPs)**

User Defined Primitives allow you to define new primitives. You make instance declarations of UDPs exactly the same as built-in primitives.

```
primitive primitive_name (output, input, input, ...);
  output terminal_declaration;
  input terminal_declarations;
  reg output_terminal;
  initial output_terminal = logic_value;
  table
    table_entry;
    table_entry;
  endtable
endprimitive
```

#### **Terminal Declarations**

- Only one output is allowed, and must be the first terminal.
- The maximum number of inputs is 10 inputs.
- All terminals must be scalar (1-bit).

### **Declaring Sequential Logic UDPs**

- reg data type declaration (optional) is used to define a sequential UDP by creating internal storage. Only the output terminal may be declared as a reg.
- initial (optional) is used to define the initial (power-up) state for sequential UDPs. Only the logic values 0, 1, and X may be used. The default state is X (unknown) if no initial state is specified.

#### **UDP Table Entries**

#### Combinational logic table entry

```
input_logic_values : output_logic_value;
```

#### Sequential logic table entry

```
input logic values : state : output logic value;
```

The state field specifies the current state or logic value of the output. A Sequential logic table requires a reg declaration for the output.

#### When writing table entries:

- The input values in the table entries must be listed in the same order as the terminal list in the UDP header.
- The high impedance state may not be used in a UDP. A logic Z
  on an input will be interpreted as a logic X (unknown).
- Any combination of input values not specified in the table result in a logic X (unknown) value on the output.
- Only one signal may have an edge transition specified for each entry in the table.
- If edge transitions are specified for one input, the UDP becomes sensitive to transitions on all inputs, therefore all other inputs must have a table entry to cover transitions, or when the transition occurs the UDP will output an X.
- Level sensitive table entries have precedence over edge sensitive table entries.

## **UDP Table Symbols**

Symbol	Definition
0	Logic 0
1	Logic 1
x or X	Unknown
?	Don't care if 0, 1, or X
b or B	Don't care if 0 or 1
( vw)	Parentheses enclosing different logic values expresses a transition from the $v$ to the $w$ value. Substitute 0, 1, x, ?, or b for $v$ and $w$ .
r or R	Rising transition: same as (01)
f or F	Falling transition: same as (10)
p or P	Positive transition: same as (01), (0X) or (X1)
n or N	Negative transition: same as (10), (1X) or (X0)
*	Any possible transition: same as (??)
_	No change on output of a sequential device

#### **UDP Examples**

A combinational UDP note that the order of the terminals in the UDP header match the order of the declarations for these terminals.

```
primitive mux (y, a, b, sel);
output y;
input a, b, sel;
table

//Table order for inputs matches primitive statement
//a b sel y
    0 ? 0 :0; //select a; don't care about b
    1 ? 0 :1; //select a; don't care about b
    ? 0 1 :0; //select b; don't care about a
    ? 1 1 :1; //select b; don't care about a
endtable
endprimitive
```

A sequential UDP. Output terminal also declared as a reg which makes it an internal storage state.

```
primitive d flip flop (q, d, clk, rst);
output q;
input clk, rst, d;
reg q;
initial q = 0;
table
:
              ?
                 : - ; //ignore
    n
                       //negedge of clk
       1 : ? : - ; //ignore all
                       //edges on d
                 : - ; //ignore posedge
          :
                       //on rst
endtable
endprimitive
```

#### System Tasks and Functions

#### \$assert monitor

Analogous to the standard \$monitor system task in that it continually monitors specified assertions and displays what is happening with them (you can have it only display on the next clock of the assertion). Its syntax is as follows:

```
$assert_monitor([0|1,]assertion_identifier...);
Where:
```

0

Specifies reporting on the assertion if it is active (VCS is checking for its properties) and for the rest of the simulation reporting on the assertion or assertions, whenever they start.

Specifies reporting on the assertion or assertions only once, the next time they start.

If you specify neither 0 or 1, the default is 0.

## assertion\_identifier...

A comma separated list of assertions. If one of these assertions is not declared in the module definition containing this system task, specify it by its hierarchical name.

### \$assert\_monitor\_off

Disables the displat from the \$assert monitor system task.

### \$assert\_monitor\_on

Re-enables the display from the <code>\$assert\_monitor</code> system task.

#### \$bitstoreal(bit value)

System function that converts a bit pattern to a real number.

```
$countdrivers(net [,net_is_forced,
    number_of_0_1_or_x_drivers,
    number_of_0_drivers, number_of_1_drivers,
    number_of_x_drivers]);
```

System function that counts the number of drivers on a net.

## \$deposit(net\_or\_variable, value);

Deposits a value that overrides the value from any other driver of the net or variable. This value can be overridden by any subsequent simulation event. You can't deposit a value it a bitselect or part-select.

## \$disable warnings[(module instance,...)];

Disables the display of timing check warning messages but does not disable the toggling of notifier registers. Specifying an instance disables these messages for that instance and all instances hierarchically under it.

## \$display[b|h|o]("text & format specifications", net register or expression,...);

Displays the arguments you specify in the order that you specify them. The default format specification is decimal, appending b changes this default to binary, h to hexadecimal, o to octal.

#### \$dist exponential(seed, mean);

System function that returns random numbers where the distribution function is exponential. The *mean* argument must be greater than 0.

Mean is the average of all the n points xi => mean =Sum(xi)/. Variance = mean\*mean.

## \$dist normal(seed, mean, standard deviation)

System function that returns random numbers were there is a specified mean value and a standard deviation for the random numbers. The seed is saved for the next invocation.

Mean is the average or all the n points xi => mean = Sum(xi)/n.

Variance = sd\*sd => Sum ((xi - mean)\*(xi-mean))/n.

Where mean and sd are the specified mean and standard deviation arguments.

#### \$dist poison(seed, mean);

System function that returns random numbers where there is a specified mean value that must be greater than 0. Same as \$dist\_normal but the probability distribution function is different.

Mean is the average of all the n points  $xi \Rightarrow mean = Sum(xi)/n$ . Variance = mean.

## \$dist\_uniform(seed, start, end)

System function that returns random numbers uniformly distributed between the start and end arguments.

#### \$dumpall;

Creates a checkpoint in the VCD file.

## \$dumpchange("filename");

Specifies to stop recording transition times and values in the current VCD file and to start recording in a new file.

#### \$dumpfile ("filename");

Specifies the name of the VCD file you want VCS to record.

#### \$dumpflush;

Emptied the VCD file buffer and writes all this data to the VCD file

#### \$dumpoff;

Stops recording value change information in the VCD file.

#### \$dumpon;

Starts recording value change information in the VCD file.

## \$dumpports(module\_instance,[module\_instance,]" filename");

For creating an extended VCD file (VCDE file) as specified in the proposed IEEE Std. 1364-2000.

#### \$dumpportsall("filename");

By default VCS writes to files specified in the <code>\$lsi\_dumpports</code> or <code>\$dumpports</code> system task only when a signal changes value. The <code>\$dumportsall</code> system task records the values of the ports in the module instances specified in the <code>\$lsi\_dumpports</code> or <code>\$dumpports</code> system task whether there is a value change on these ports or not.

#### \$dumpportsflush("filename");

When writing files specified in the <code>\$lsi\_dumpports</code> or <code>\$dumpports</code> system task, VCS stores simulation data in a buffer during simulation from which it writes data to the file. If you want VCS to write all simulation data from the buffer to the file or files at a particular time, execute this <code>\$dumpportsflush</code> system task.

#### \$dumpportslimit(filesize, "filename");

Specifies the maximum file size of the file specified by the \$1si dumpports or \$dumpports system task.

#### \$dumpportsoff("filename");

Suspends writing to files specified in \$lsi\_dumpports or \$dumpports system tasks.

#### \$dumpportson("filename");

Resume writing to the file after writing was suspended by a \$dumpportsoff system task.

## \$dumpvars(level\_number,module\_instance | net or reg);

Specifies the signals whose transition times and values you want VCS to record in the VCD file.

## \$enable warnings[(module instance,...)];

Enables the display of timing check warning messages after the execution of the \$disable\_warnings system task. Specifying an instance enables these messages for that instance and all instances hierarchically under it.

#### \$fclose(multichannel descriptor);

Closes the channels to the open files that are specified by the multichannel descriptor.

# \$fdisplay[b|h|o] (multichannel\_descriptor, "text & format specifications", net\_register\_or\_expression,...);

Works like the \$display system task except that it writes to the file specified by the multichannel descriptor instead of to the standard output.

#### \$fflush("filename");

Specifies immediate writing of VCD data from the operating system's dump file buffer to the VCD file.

#### \$fflushall;

Writes to all VCD files.

#### \$finish[(0|1|2)];

Ends simulation. The optional argument specify how much diagnostic information VCS displays when it executed this system task.

0 prints nothing.

- 1 prints simulation time and location.
- 2 also prints statistics about memory usage and CPU time.

```
$fmonitor[b|h|o] (multichannel_descriptor,
    "text & format specifications",
    net register or expression,...);
```

Works like the \$monitor system task except that it writes to the file specified by the multichannel descriptor instead of to the standard output.

#### \$fopen("filename");

System function that opens the specified file and returns a 32 bit unsigned multichannel descriptor that is uniquely associated with the file.

```
$fstrobe[b|h|o](multichannel_descriptor,
"text & format specifications",
    net register or expression,...);
```

Works like the \$strobe system task except that it writes to the file specified by the multichannel descriptor instead of to the standard output.

```
$fwrite[b|h|o] (multichannel_descriptor,
"text & format specifications",
    net register or expression,...);
```

Works like the \$write system task except that it writes to the file specified by the multichannel descriptor instead of to the standard output.

#### \$getpattern(memory\_element)

System function that returns the value of a memory element.

```
$gr_waves (["label",]net_or_reg,...);
```

Produces a VCD file with the name grw.dump. You can specify a display label for a net or register.

## \$hold(reference\_event, data\_event, limit [, notifier]);

Reports a timing violation when the data event happens too soon after the reference event. The reference\_event and data\_event arguments are input ports. You can use the negedge or posedge keywords in the data and reference events. The notifier argument is a reg used as a flag. This system task can only be entered in specify blocks.

#### \$itor(int value)

System function that converts integers to real numbers.

#### \$log[("filename")];

If a filename argument is included, this system task stops writing to the vcs.log file or the log file specified with the -1 runtime option and starts writing to the file you specify. If the file name argument is omitted, this system task tells VCS to resume writing to the log file after writing to the file was suspended by the \$nolog system task.

#### \$1si dumpports(module instance, "filename");

For LSI certification of your design, specifies recording the transition times and values of the ports in an instance and the name of the file where VCS writes this information.

## \$monitor[b|h|o]("text & format specifications", net\_register\_or\_expression,...);

Repeatedly displays the arguments you specify in the order that you specify them when any net or register in your arguments change value. The default format specification is decimal, appending b changes this default to binary, h to hexadecimal, o to octal.

#### \$monitoroff;

Disables the \$monitor system task.

#### \$monitoron;

Re-enables the \$monitor system task after it was disabled with the \$monitoroff system task.

#### \$nolog;

Disables writing to the vcs.log file or the log file specified by the -1 runtime option or \$log system task.

## \$period(reference\_event, limit

[, notifier]);

Reports a timing violation when the same edge occurs too soon on the reference signal. The <code>reference\_event</code> argument must include either the <code>posedge</code> or <code>negedge</code> keyword along with an input port. The <code>notifier</code> argument is a <code>reg</code> used as a flag. This system task can only be entered in specify blocks.

## \$q\_add(q\_id, job\_id, inform\_id, status);

Places an entry on a queue for stochastic analysis.

Provides statistical information about activity at the queue.

## \$q\_full(q\_id, status);

Checks to see if there is room for another entry on a queue.

Creates a new queue.

#### \$random[(seed)]

System function that generates a random number.

## \$readmemb ("filename", memory\_name

```
[, start_addr [, finish_addr]]);
```

Reads and loads binary data from the specified file to the specified memory.

## \$readmemh ("filename", memory\_name

```
[, start addr [, finish addr]]);
```

Reads and loads hexadecimal data from the specified file to the specified memory.

#### \$realtime

System function that returns a real number time.

#### \$realtobits (real value)

System function that passes bit patterns across module ports, converting a real number to a 64 bit representation.

## 

Reports a timing violation when a reference event happens too soon after a data event. This system task can only be entered in specify blocks.

## 

Reports a timing violation if a data event occurs less than a specified time limit before or after a reference event. This system task can only be entered in specify blocks.

## \$reset[(stop\_value [, reset\_value [, diagnostic\_value]])];

Resets the simulation time to 0.

A  $stop\_value$  argument of 0 halts simulation after the reset, a non-zero argument does not halt simulation after the reset.

The reset\_value is an integer that is returned by the \$reset\_value system function.

A non-zero <code>diagnostic\_value</code> argument specifies diagnostic messages before the reset.

## \$reset\_count

System function that keeps track of the number of times you have reset the simulation time.

#### \$reset value

System function that you can use to pass a value from before to after VCS executes the preset system task.

## \$restart("checkfile\_name");

Restarts the simulation from the point is was saved in the check file with the \$save system task. Enter this system task at the CLI prompt.

## \$rtoi (real\_value)

System function that converts real numbers to integers by truncating the real value.

## \$save ("checkfile\_name");

Records the current simulation state in the specified check file. Enter, on a command line, <code>filename</code> instead of <code>simv</code> to restart simulation at the place you saved. You can also specify it at the CLI prompt with the <code>\$restart</code> system task.

```
$sdf_annotate ("sdf_file"[, module_instance]
     [,"sdf_configfile"][,"sdf_logfile"]
     [,"mtm_spec"] [,"scale_factors"]
     [,"scale_type"]);
```

Tells VCS to back annotate delay values from and SDF file to your Verilog design.

sdf_file	Path to the SDF file
module_instance	Instance where backannotation starts
sdf_configfile	Path to SDF configuration file
sdf_logfile	Path for backannotation log file
mtm_spec	Specify minimum, typical, maximum, or tool_control
scale_factor	Colon separate string of three numbers. The are the multipliers for min:typ:max delay triplets.
scale_type	Specifies delays to use from triplets. Specify FROM_MINIMUM, FROM_TYPICAL,

\$setup (data\_event, reference\_event, limit
[, notifier]);

Reports a timing violation when the data event happens before and too close to the reference event. The reference\_event and data\_event arguments are input ports. you can also use the negedge or posedge keywords in the data or reference event. The notifier argument is a reg used as a flag. This system task can only be entered in specify blocks.

FROM MAXIMUM, or FROM MTM.

Combines the \$setup and \$hold system tasks. You can use negative setup and hold limits. You can specify conditions that must be true for a timing violation and name delayed copy signals. The timestamp cond argument is a condition that must be also

true for an event on the reference signal to cause a violation.

The timecheck\_cond argument is a condition that must be also true for an event on the data signal to cause a violation.

The delayed reference signal and

delayed\_data\_signal arguments are copies of the reference and data signal with a propagation delay calculated from the setup and hold limits if one of these limits is negative.

This system task can only be entered in specify blocks.

## \$skew (reference\_event, data\_event, limit [, notifier]);

Reports a timing violation if the interval between the reference event and the data event is more than the specified limit.

This system task can only be entered in specify blocks.

Works like the \$readmemb system task except that it takes memory data values and addresses as string arguments.

Works like the \$readmemh system task except that it takes memory data values and addresses as string arguments.

#### \$stime

System function that returns an unsigned integer that is a 32 bit time.

#### \$stop[(0|1|2)];

Halts simulation. The optional argument specify how much diagnostic information VCS displays when it executed this system task.

0 prints nothing.

1 prints simulation time and location.

2 also prints statistics about memory usage and CPU time.

Displays the arguments you specify in the order that you specify them as the last simulation event in a time step. The default format specification is decimal, appending b changes this default to binary, h to hexadecimal, o to octal.

```
$system ("command");
```

Executes operating system commands.

```
$systemf("command %s ...", "string", ...);
```

System function that also executes operating system commands. It accepts multiple arguments including formatted strings.

```
$test$plusargs ("plusarg without the +");
```

Checks for the existence of a given plusarg on the simv command line.

#### \$time

System function that returns an integer that is a 64 bit time.

# 

Specifies how the %t format specification reports time information.

The units\_number argument is a range or integers between 0 to -15. 0 represents 1 second, -15 represents 1 fs. The intervening integers delineate orders of magnitude, for example

-14 represents 10 fs, -13 represents 100 fs.

The precision\_number argument specifies the number of decimal placed used in reporting time values.

The *suffix\_string* argument is a text string that follows time values, for example, ns.

The mimimum\_field\_width arguments specifies how many characters, including spaces, are used to report time values.

## \$vcdplusautoflushoff;

Turns off the automatic "flushing" of simulation results to the VCD+ file whenever there is an interrupt such as when VCS executes the \$stop system task.

## \$vcdplusautoflushon;

Tells VCS to "flush" or write all the simulation results in memory to the VCD+ file when ever there is an interrupt such as when VCS executes a \$stop system task or when you halt the VCS using the "." (period) CLI command or the Stop button in DVE.

#### \$vcdplusclose;

Marks the current VCD+ file as completed, and close that file.

#### \$vcdplusdeltacycleon;

Enables delta cycle recording in the VCD+ file for postprocessing.

# 

Displays, in DVE, a symbol on the signal's waveform and in the Logic Browser. The <code>event\_name</code> argument appears in the status bar when you click on the symbol.

E|W|I specifies severity. E for error, displays a red symbol, W for warning, displays a yellow symbol, W for information, displays a green symbol.

S|T|D specifies the symbol shape. S for square, T for triangle, D for diamond.

Enter no space between the E|W|I and the S|T|D arguments. Do not include angle brackets <>.

There is a limit of 244 unique events.

# \$vcdplusfile("filename");

Specifies the next VCD+ that DVE opens during simulation, after it executes the \$vcdplusclose system task and when it executes the next \$vcdpluson system task.

## \$vcdplusglitchon;

Turns on checking for zero delay glitches and other cases of multiple transitions for a signal at the same simulation time.

## \$vcdplusflush;

Tells VCS to "flush" or write all the simulation results in memory to the VCD+ file at the time VCS executes this system task. Use \$vcdplusautoflushon to enable automatic flushing of simulation results to the file when simulation stops.

# \$vcdplusmemorydump(memory [,address [,second address]]);

Records (dumps) in the VCD+ file the values in a memory, memory address, or a range of memory addresses.

# \$vcdplusoff[(module\_instance | net\_or\_reg)];

Stops recording, in the VCD+ file, the transition times and values for the nets and registers in the specified module instance or individual nets or registers.

# \$vcdpluson[(level\_number,module\_instance | net\_or\_reg)];

Starts recording, in the VCD+ file, the transition times and values for the nets and registers in the specified module instance or individual nets or registers.

## \$vcdplustraceoff(module instance);

Stops recording, in the VCD+ file, the order of statement execution in the specified module instance.

## \$vcdplustraceon[(module instance)];

Starts recording, in the VCD+ file, the order of statement execution in the specified module instance and the module instances hierarchically under it.

# \$width (reference\_event, limit, threshold [, notifier]);

Reports a timing violation when a pulse is narrower than the specified limit. The reference\_event must be an edge-triggered event (use posedge or negedge). The threshold argument is ignored.

# \$write[b|h|o] ("text & format specifications", net register or expression,...);

Works the same way as the \$display system task except that \$write does not automatically add a new line character to the end of its output.

# \$writememb ("filename", memory [, start\_address] [, end\_address]);

Writes binary data in a memory to a file.

# \$writememh ("filename", memory [,start\_address] [,end\_address]);

Writes hexadecimal data in a memory to a file.

# **Escape Sequences and Format Specifications**

The escape sequences for printing special characters are as follows:

\n	The new line character
\t	The tab character
\\	The backward slash (\) character
\"	The double quotation mark (") character
\ddd	A character specified by one to three octal digits
응응	The percent (%) character

#### The format specifications are as follows:

%h or %H	Display in hexadecimal format
%d or %D	Display in decimal format
%0 or %0	Display in octal format
%b or %B	Display in binary format
%c or %C	Display in ASCII character format
%v or %V	Display net signal strength
%m or %M	Display hierarchical name

%s or %S	Display as a string
%t or %T	Display in current time format
%e or %E	Display real in exponential format
%f of %F	Display real in decimal format
%g or %G	Display real in decimal or exponential format, whichever results in shorter printed output

# **Compiler Directives**

#### 'celldefine

Specifies that the modules defined under this compiler directive are cell modules for certain PLI routines. See 'endcelldefine on page 41.

'default\_nettype wire | tri | tri0 | wand |
triand | tri1 | wor | trior | trireg | none
Sets the default net data type for implicit nets.

# 'define macro\_identifier [(list\_of\_arguments)] macro text

Creates a macro for text substitution. Where the source code has 'macro\_indentifier entries, VCS substitutes the macro\_text.

You can enter a <code>list\_of\_arguments</code>. These are formal arguments to be replaced by the actual arguments that accompany the <code>'macro identifier</code> entries later in the source code.

# 'delay mode distributed

Ignore the module path delays specified in specify blocks in modules under this compiler directive, and use only the delay specifications on all gates, switches, and continuous assignments.

# 'delay\_mode\_path

For modules with specify blocks, ignore the delay specifications on all gates and switches declared under this compiler directive, and use only the module path delays and the delay specifications in continuous assignments.

## 'delay mode unit

Ignore the module path delays in specify blocks and change all the delay specifications on all gates, switches, and continuous assignments to the shortest time precision argument of all the 'timescale compiler directives in the source code.

# 'delay mode zero

Change all the delay specifications on all gates, switches, and continuous assignments to zero and change all module path delays in specify blocks to zero.

## **'else**

Use with the 'ifdef compiler directive. Specifies that, if the macro specified in the 'ifdef compiler directive is not defined, VCS should compile the source lines that follow as an alternative to those under the 'ifdef compiler directive.

#### 'endcelldefine

Specifies that the modules defined under this compiler directive are not cell modules. See 'celldefine on page 40.

#### \endif

Use with the 'ifdef and 'else compiler directive. Specifies the end of the source code VCS compiles if a macro is or is not defined

# 'endprotect

Specifies the end of the code you want encrypted. See 'protect on page 41.

# 'endprotected

Specifies the end of the encrypted code in the source file output from source protection. See 'protected on page 42.

### 'ifdef macro identifier

Specifies compiling the source lines that follow if the specified text macro is defined by either the 'define compiler directive or the +define compile-time option. See 'undef on page 42, 'else on page 41, and 'endif on page 41.

### 'include filename

Inserts the contents of the specified source file into the source file that contains this compiler directive at the location of this compiler directive.

## 'noportcoerce

Disables the forcing of certain ports to inout ports. See 'portcoerce on page 42.

#### 'protect

Specifies the code you want encrypted.

## 'protected

Specifies the encrypted code in the source file output from source protection.

## 'portcoerce

Enables VCS to force certain ports declarations that follow to inout ports. VCS forces, for example, output ports whose values are assigned to signals in a module to an inout port because the assignment calls for the port to behave like an inout port. See 'noportcoerce page 41.

#### 'resetall

Resets all compiler directives to their default values.

# 'timescale time unit / time precision

Specifies the unit of measurement for time values and the accuracy to which VCS rounds time values.

## 'undef macro identifier

Removes the text macro defined by the 'define compiler directive. See 'ifdef on page 41.

# 'uselib file = filename | directory = directory name

Specifies the library file or library directory to search for unresolved module instances. Enter path names if the library file or directory is not in the current directory. Include the keywords file or directory.

## 'vcs mipdexpand

When back annotating SDF delay values from an ASCII text SDF file at runtime, this compiler directive enables the backannotation of delay values to individual bits of a port.

Similarly, a PLI application will not be able to pass delay values to individual bits of a port unless the port is under this compiler directive

#### 'vcs mipdnoexpand

Turns off the enabling of backannotating delay values on individual bits of a port as specified by a previous 'vcs mipdexpand compiler directive.

#### **Environment Variables**

## DISPLAY VCS HOME

Enables the display at compile time if the path to the directory specifies with the VCS HOME environment.

# LM LICENSE FILE

The complete path of the VCS license file or port@host.

#### PATH

On UNIX add \$VCS\_HOME/bin to this environment variable. variable.

#### TMPDIR

Specifies the directory for temporary compilation files.

## VCS HOME

Specifies the directory where you installed VCS.

#### VCSI HOME

Specifies the directory where you installed VCSi.

#### VCS NO RT STACK TRACE

Tells VCS not to return a stack trace when there is a fatal error and instead dump a core file for debugging purposes.

#### VCS CC

Specifies the C compiler.

# VCS COM

Specifies the path to the VCS compiler executable named vcs1 (or vcs1.exe).

#### VCS LIC EXPIRE WARNING

By default VCS displays a warning 30 days before a license expires. You can specify that this warning begin fewer days before the license expires with this environment variable. To disable the warning, enter the 0 value:

#### VCS LOG

Specifies the runtime log file name.

#### VCS RUNTIME

Specifies which runtime library named librors.a VCS uses.

#### VCS SWIFT NOTES

Enables the printf PCL command.

### VCS WARNING ATSTAR

Specifies the number of signals in a Verilog-2001 implicit sensitivity list that must be exceeded before VCS displays a warning. The default limit is 100 signals.

# **Compile-Time Options**

#### +acc+1|2|3|4

Old style method to enable PLI ACC capabilities for the entire design.

1 enables all capabilites except value change callbacks, in other words breakpoints, and delay annotations.

- 2 enables what 1 enables plus breakpoints on signals.
- 3 enables what 2 enables plus annotating module path delays.
- 4 enables what 4 enables plus annotating gate delays.

# +ad=partition filename

Specifies the partition files used in mixed A/D simulation.

#### +allmtm

Allows you to specify at runtime which values in min:typ:max delay value triplets in compiled SDF files to use with +maxdelay, +mindelays, or +typdelays runtime options.

# +applylearn+[filename]

Compiles your design to enable only the ACC capabilities that you needed for the debugging operations you did during a previous simulation of the design.

The +vcs+learn+pli runtime option records where you used ACC capabilities in a file named pli\_learn.tab. If you do not change the file's name or location, you can omit +filename from this option

#### -as assembler

Specifies an alternative assembler. Not supported on IBM RS/6000 AIX.

#### -ASFLAGS options

Pass options to assembler. Not supported on IBM RS/6000 AIX.

# -assert keyword\_argument

The keyword arguments are as follows:

## enable diag

Enables further control of assertion results reporting with runtime options.

## filter past

Ignores assertion subsequences containing past operators that have not yet eclipsed the history threshold.

### disable cover

Disables coverage for cover statements.

## dumpoff

Disables the dumping of SVA information in the VPD file during simulation.

# +autoprotect[file\_suffix]

Creates a protected source file; all modules are encrypted.

# +auto2protect[file suffix]

Create a protected source file that does not encrypt the port connection list in the module header; all modules are encrypted.

## +auto3protect[file suffix]

Creates a protected source file that does not encrypt the port connection list in the module header or any parameter declarations that precede the first port declaration; all modules are encrypted.

#### +bidir+1

Tells VCS to finish compilation when it finds a bidirectional registered mixed-signal net.

-c

Stops after generating the intermediate C or assembly code.

-c

Tells VCS to proceed with compiling the source files and generates the intermediate C, assembly, or object files, then compile or assemble the C or assembly code, but not to link. Use this option if you want to link by hand.

#### +charge decay

Enables charge decay in trireg nets. Charge decay will not work if you connect the trireg to a transistor (bidirectional pass) switch such as tran, rtran, tranif1, or rtranif0.

#### -cc compiler

Specifies and alternative C compiler..

#### -CC options

Works the same as -CFLAGS.

## -CFLAGS options

Pass options to C compiler. Multiple -CFLAGS are allowed. Allows passing of C compiler optimization levels.

# +cli+[module\_name=]1|2|3|4

Enable CLI debugging.

1 enables you to see the values of nets and registers and deposit values to registers.

2 also enables breakpoints on value changes of nets and registers.

3 also enables you to force a value on nets.

4 also enables you to force a value on a register.

You can specify a module to enable CLI debugging only for instances of the module.

#### +cliedit

Enables you to use the UNIX GNU command line editing interface for entering CLI commands.

## -cm line|cond|fsm|tgl|path|assert

Specifies compiling for the specified type or types of coverage. The arguments specifies the types of coverage:

#### line

Compile for line or statement coverage.

#### cond

Compile for condition coverage.

#### fsm

Compile for FSM coverage.

# tgl

Compile for toggle coverage.

#### path

Compile for path coverage.

#### branch

Compile for branch coverage

#### assert

Compile for SystemVerilog assertion coverage.

If you want VCS to compile for more than one type of coverage, use the plus (+) character as a delimiter between arguments, for example:

-cm line+cond+fsm+tql

# -cm\_assert\_hier filename

Limits assertion coverage to the module instances specified in filename. Specify the instances using the same format as VCS coverage metrics. If this option is not used, coverage is implemented on the whole design.

# -cm cond arguments

Modifies condition coverage as specified by the argument or arguments:

### basic

Only logical conditions and no multiple conditions.

#### std

The default: only logical, multiple, sensitized conditions.

#### ful1

Logical and non-logical, multiple conditions, no sensitized conditions.

#### allops

Logical and non-logical conditions.

#### event

Signals in event controls in the sensitivity list position are conditions.

## anywidth

Enables conditions that need more than 32 bits.

## sop

Specifies condition SOP coverage. It also tells VCS that when it reads conditional expressions that contain the ^ bitwise XOR and ~^ bitwise XNOR operators, it reduces the expression to negation and logical AND or OR.

#### for

Enables conditions in for loops.

#### tf

Enables conditions in user defined tasks and functions.

You can specify more than one argument. If you do use the + plus delimiter between arguments, for example:

-cm cond basic+allops

# -cm constfile filename

Specifies a file listing signals and 0 or 1 values. VCS compiles for line, line and condition coverage as if these signals were permanently at the specified values and you included the -cm\_noconst option.

# -cm\_count

Enables cmView to do the following:

- In toggle coverage, not just whether a signal toggled from 0 to 1 and 1 to 0, but also the number of times it so toggled.
- In FSM coverage, not just whether an FSM reached a state, had such a transition, but also the number of times it did.
- In condition coverage, not just whether a condition was met or not, but also the number of times the condition was met.
- In Line Coverage, not just whether a line was executed, but how many times.

# -cm\_dir directory\_path\_name

Specifies and alternative name and location for the simv.cm directory.

# -cm\_fsmcfg filename

Specifies an FSM coverage configuration file.

## -cm fsmopt keyword argument

The keyword arguments are as follows:

#### allowTemp

Allows FSM extraction when there is indirect assignment to the variable that holds the current state.

#### optimist

Specifies identifying illegal transitions when VCS extracts FSMs in FSM coverage. cmView then reports illegal transitions in report files.

# report2StateFsms

By default VCS does not extract two state FSMs. This keyword tells VCS to extract them.

## reportvalues

Specifies reporting the value transitions of the reg that holds the current state of a One Hot or Hot Bit FSM where there are parameters for the bit numbers of the signals that hold the current and next state.

#### reportWait

Enables VCS to monitor transitions when the signal holding the current state is assigned the same state value.

## reportXassign

Enables the extraction of FSMs in which a state contains the X (unknown) value.

# -cm\_glitch period

When you use this compile-time option, during simulation, VCS ignores value changes during the specified glitch period. You specify the period with a non-negative integer.

## -cm hier filename

When compiling for line, condition, toggle or FSM coverage, specifies a configuration file that specifies the module definitions, instances and subhierarchies, and source files you want VCS either to exclude from coverage or exclusively compile for coverage.

#### -cm ignorepragmas

Tells VCS to ignore pragmas for coverage metrics.

## -cm libs yv|celldefine

Specifies compiling for coverage source files in Verilog libraries when you include the yv argument. Specifies compiling for coverage module definitions that are under the 'celldefine compiler directive when you include the celldefine argument. You can specify both arguments using the plus (+) delimiter.

#### -cm line contassign

Specified enabling line coverage for continuous assignments.

#### -cm name filename

As a compile-time or runtime option, specifies the name of the intermediate data files

## -cm noconst

Tells VCS not to monitor for conditions that can never be met or lines that can never execute because a signal is permanently at a 1 0r 0 value.

#### -cm pp [qui] | [batch]

Tells VCS to start cmView. It tells VCS to startcmView in batch mode to write reports by default.

#### gui

VCS starts the cmView graphical user interface to displaying coverage data.

#### batch

Specifies the default operation, writing reports in batch mode.

# -cm resetfilter filename

You can filter out of FSM coverage transitions in assignment statements controlled by if statements where the conditional expression (following the keyword if) is a signal you specify in the file. This filtering out can be for the specified signal in any module definition or in the module definition you specify in the file. You can also specify in the file the FSM and whether the signal is true or false.

# -cm\_tglfile filename

Specifies displaying at runtime a total toggle count for one or more subhierarchies specified by the top-level module instance entered in the file.

## -cm tgl mda

Enables toggle coverage for Verilog 2001 multidimensional arrays and SystemVerilog unpacked arrays. Not requires for packed SystemVerilog arrays.

## -comp64

Compiles the design in 64 bit mode and creates a 32 bit executable for simulating in 32 bit mode.

#### -cpp

Specifies the C++ compiler.

#### +csdf+precompile

Precompiles your SDF file into a format that is for VCS to parse when it is compiling your Verilog code.

#### +csdf+precomp+dir+directory

Specifies the directory path where you want VCS to write the precompiled SDF file.

#### +csdf+precomp+ext+ext

Specifies an alternative to the "\_c" character string addition to the filename extension of the precompiled SDF file.

#### -debug

Enbables the use of UCLI commands and DVE.

## -debug\_all

Enbables the use of UCLI commands and DVE. Also enables line stepping.

#### +define+macro name=value+

Defines a text macro. Test for this definition in your Verilog source code using the 'ifdef compiler directive.

# +delay mode distributed

Ignore the module path delays and use only the delay specifications on all gates, switches, and continuous assignments.

# +delay\_mode\_path

For modules with specify blocks, ignore the delay specifications on all gates and switches and use only the module path delays and the delay specifications on continuous assignments.

# +delay mode unit

Ignore the module path delays and change all the delay specifications on all gates, switches, and continuous assignments to the shortest time precision argument of all the 'timescale compiler directives in the source code.

# +delay mode zero

Change all the delay specifications on all gates, switches, and continuous assignments to zero and change all module path delays to zero.

## +deleteprotected

Allows overwriting of existing files when doing source protection.

#### -doc

Starts acroread to display the PDF file for the VCS/VCSi documentation navigator.

## -e new name for main

Specifies the name of your main() routine in your PLI application.

#### -f filename

Specifies a file that contains a list of pathnames to source files and compile-time options.

#### -F filename

Same as the -f option but allows you to specify a path to the file and the source files listed in the file do not have to be absolute pathnames.

## -file filename

This option is for problems you might encounter with entries in files specified with the -f or -F options. This file can contain more compile-time options and different kinds of files. It can contain options for controlling compilation and PLI options and object files. You can also use escape characters and metacharacters in this file, like \$, `, and ! and they will expand, for example:

```
-CFLAGS '-I$VCS_HOME/include'
/my/pli/code/$PROJECT/treewalker.o
-P /my/pli/code/$PROJECT/treewalker.tab
```

You can comment out entries in this file with the Verilog // and /\* \*/ comment characters.

#### -ful164

Compiles the design in 64 bit mode and creates a 64 bit executable for simulating in 64 bit mode.

# -gen\_asm

Specifies generating intermediate assembly code. Not supported on IBM RS/6000 AIX.

### -gen c

Specifies generating intermediate C code. This is the default in IBM RS/6000 AIX.

## -gen obj

Generate object code; default on Linux and Solaris platforms.

# +incdir+directory+

Specifies the directories that contain the files you specified with the 'include compiler directive. You can specify more that one directory, separating each path name with the "+" character.

#### -h

Displays a succinct description of the most commonly used compile-time and runtime options.

#### -ID

Displays the hostid or dongle ID for your machine.

#### -ignore keyword argument

The keyword arguments are as follows:

## unique checks

Suppresses warning messages about SystemVerilog unique if and unique case statements.

#### priority checks

Suppresses warning messages about SystemVerilog priority if and priority case statements.

#### all

Suppresses warning messages about SystemVerilog unique if, unique case, priority if and priority case statements.

# -jnumber\_of\_processes

Specifies the number of processes to use for parallel compilation. There is no space between the "j" character and the number.

#### -1 filename

(lower case L) Specifies a log file where VCS records compilation messages and runtime messages if you include the -R, -RI, or -RIG options.

#### -ld linker

Specifies an alternative linker. Only applicable in incremental compile mode, which is the default.

#### -LDFLAGS options

Pass options to the linker. Only applicable in incremental compile mode, which is the default.

# +libext+extension

Specifies that VCS only search the source files in a Verilog library directory with the specified extension. You can specify more than one extension, separating each extension with the "+" character. For example, +libext++.v specifies searches library files with no extension and library files with the .v extension.

Enter this option when you enter the -y option.

#### +liborder

Specifies searching for module definitions in the libraries that follow, on the vcs command line, a library that contains an unresolved instance before searching the libraries that precede the library with the unresolved instance.

#### +librescan

Specifies always starting the search for unresolved module definitions with the first library specified on the vcs command line

#### +libverbose

Tells VCS to display a message when it finds a module definition in a source file in a Verilog library directory that resolves a module instantiation statement that VCS read in your source files, a library file, or in another file in a library directory.

#### -line

Enables stepping through the code and source line breakpoints in DVE.

## +lint=[no]ID|none|all,...

Enables or disables Lint messages about your Verilog code.

#### -lmc-swift

Enables the LMC SWIFT interface.

# -lmc-swift-template swift\_model\_name

Generates a Verilog template for a SWIFT Model.

#### -lname

Links the name library to the resulting executable.

## -load shared library: registration routine

Specifies the registration routine in a shared library for a VPI application

## -Marchive=number of module definitions

Tells the linker to create temporary object files that contain the specified number of module definitions. Use this option if there is a command line buffer overflow caused by too many object files on the linker command line.

#### +maxdelays

Use maximum value when min:typ:max values are encountered in delay specifications SDF files.

#### -Mdefine=name=value

Adds a definition to the makefile.

#### -Mdelete

Use this option for the rare occurrence when the <code>chmod -x simv</code> command in the make file can't change the permissions on an old simv executable. This option replaces this command with the <code>rm -f simv</code> command in the make file.

## -Mdirectory=directory

Specifies the incremental compile directory. The default name is csrc and the default location is the current directory.

# +memcbk

Enables callbacks for memories and multi-dimensional arrays (MDAs). Use this option if your design has memories or MDAs and you are doing any of the following:

- Writing a VCD or VPD file during simulation. For VCD files, at runtime, you must also enter the +vcs+dumparrays runtime option. For VPD files you must enter the \$vcdplusmemon system task. VCD and VPD files are used for post-processing with DVE.
- Using the VCS/SystemC Interface
- Interactive debugging with DVE
- Writing an FSDB file for Debussy
- Using any debugging interface application VCSD/PLI
   (acc/vpi) that needs to use value change callbacks on memories
   or MDAs. APIs like acc\_add\_callback, vcsd\_add\_callback,
   and vpi\_register\_cb need this option if these APIs are used on
   memories or MDAs.

# +memopt[+2]

Applies optimizations to reduce memory. +2 spawns a second process for more optimizations.

## -Mfilename=prefix

Base name (prefix) for C source and object files.

# -Minclude=filename

Add an include statement to the Makefile.

# +mindelays

Use minimum value when min:typ:max values are encountered in delay specifications and SDF files.

# -Mldcmd=value

Format string used to invoke the linker directly.

#### -Mlib=directory

Specifies the directory where VCS looks for descriptor information to see if a module needs to be recompiled. Also specifies a central place for object files. You use this option for shared incremental compilation.

#### -Mloadlist=value

If value is Yes, directly invoke the linker to link programs.

#### -Mmakefile=filename

Name of generated makefile (default is Makefile).

#### -Mmakeprogram=program

Program used to make object (default is make).

# -Mrelative path

Use this option if your linker has a limitation on the length of the linker line in the make file. If you specify a relative path with the -Mlib option, the -Mrelative\_path option does not expand the relative path to an absolute path on the linker line in the make file.

#### -Msrclist=filename

Name of source list file that lists all object files created by VCS.

## +multisource int delays

Enables multisource interconnect delays.

## -Mupdate[=0]

By default, VCS overwrites the Makefile between compilations. If you wish to preserve the Makefile between compilations, enter this option with the 0 argument.

Entering this option without the 0 argument, specifies the default condition, incremental compilation and updating the Makefile.

# +nbaopt

Removes the intra-assignment delays from all the nonblocking assignment statements in your design.

# +neg\_tchk

Enables negative values in timing checks.

## -negdelay

Enables the use of negative values in IOPATH and INTERCONNECT entries in SDF files.

## +nocelldefinepli+0|1|2

For specifying what VCS records in the VCD+ file about nets and registers defined under the 'celldefine compiler directive. 0 enables recording the transition times and values of nets and registers in all modules defined under the 'celldefine compiler directive or defined in a library that you specify with the -v or -y compile-time options.

1 disables recording the transition times and values of nets and registers in all modules defined under the 'celldefine compiler directive

2 disables recording the transition times and values of nets and registers in all modules defined under the 'celldefine compiler directive or defined in a library that you specify with the -v or -y compile-time options whether the modules in these libraries are defined under the 'celldefine compiler directive or not.

#### +noerrorIOPCWM

Changes the error condition, when a signal is wider or narrower than the inout port to which it is connected, to a warning condition, thus allowing VCS to create the simv executable after displaying the warning message.

## -noIncrComp

Disables incremental compilation.

## +nolibcell

Do not define as a cell modules defined in libraries unless they are under the 'celldefine compiler directive.

## +nospecify

Suppresses module path delays and timing checks in specify blocks.

#### -notice

Enables verbose diagnostic messages.

# +notimingcheck

Suppresses timing checks in specify blocks.

## +nowarnTFMPC

Suppress the "Too few module port connections" warning messages during Verilog Compilation.

### +no notifier

Disables the toggling of the notifier register that you specify in some timing check system tasks.

## +no tchk msg

Disables the display of timing check warning messages but does not disable the toggling of notifier registers in timing checks. This is also a runtime option.

#### -ntb

Enables the use of the OpenVera Testbench language constructs described in the *OpenVera Language Reference Manual: Native TestBench* 

#### -ntb cmp

Compiles and generates the testbench shell (*file*.vshell) and shared object files. Use this option when compiling the .vr file separately from the design files.

## -ntb define macro

Specifies any OpenVera macro name on the command line. You can specify multiple macro names using the + delimiter.

## -ntb filext .ext

Specifies an OpenVera file extension. You can specify multiple filename extensions using the + delimiter.

# -ntb\_incdir directory\_path

Specifies the include directory path for OpenVera files. You can specify multiple include directories using the + delimiter.

## -ntb noshell

Tells VCS not to generate the shell file. Use this option when you recompile a testbench.

## -ntb opts keyword argument

The keyword arguments are as follows:

#### check

Reports error, during compilation or simulation, when there is an out-of-bound or illegal array access.

# dep\_check

Enables dependency analysis and incremental compilation. Detects files with circular dependencies and issues an error message when VCS cannot determine which file to compile first.

# no\_file\_by\_file\_pp

By default, VCS does file by file preprocessing on each input file, feeding the concatenated result to the parser. This argument disables this behavior.

# print deps

Enter this argument with the dep\_check argument. This argument tells VCS to display the dependencies for the source files on the screen or in the file that you specify.

# tb timescale=value

Specifies an overriding timescale for the testbench. The timescale is in the Verilog format (for example, 10ns/10ns).

#### use sigprop

Enables the signal property access functions. (for example, vera get ifc name()).

## vera\_portname

Specifies the following:

The Vera shell module name is named vera shell.

The interface ports are named ifc signal.

Bind signals are named, for example, as: \if\_signal[3:0].

You can enter more than one keyword argument, using the + delimiter, for example:

# -ntb\_opts use\_sigprop+vera\_portname

# -ntb\_shell\_only

Generates only a .vshell file. Use this option when compiling a testbench separately from the design file.

#### -ntb sfname filename

Specifies the filename of the testbench shell.

#### -ntb sname module name

Specifies the name and directory where VCS writes the testbench shell module

# -ntb\_spath

Specifies the directory where VCS writes the testbench shell and shared object files. The default is the compilation directory.

# -ntb vipext .ext

Specifies an OpenVera encrypted-mode file extension to mark files for processing in OpenVera encrypted IP mode. Unlike the <code>-ntb\_filext</code> option, the default encrypted-mode extensions .vrp, .vrhp are not overridden, and will always be in effect. You can pass multiple file extensions at the same time using the + delimiter.

#### -ntb vl

Specifies the compilation of all Verilog files, including the design, the testbench shell file and the top-level Verilog module.

#### -o name

Specifies the name of the executable file that is the product of compilation. The default name is simy .

#### -Onumber

Specifies an optimization level for how VCS both writes and compiles intermediate files. The number can be 0-4. The 0 value applies to assembly, C, and object code files. The values 0-4 apply to C files.

On windows, use -CFLAGS instead.

# +old\_iopath

Tells VCS to replace negative module path delays in SDF files with the delay specified in a module's specify block instead of replacing with a 0 delay.

# +old\_ntc

Prevents other timing checks from using the delayed versions of the signals in the \$setuphold and \$recrem timing checks.

#### +oldsdf

Disable compiling the SDF file.

# +optconfigfile+filename

Specifies the VCS Configuration file for using Radiant technology.

# -ova\_api

Enables access to assert and cover statements.

#### -ovac

Starts the OVA compiler for checking the syntax of OVA files that you specify on the vcs command line.

## -ova cov

Enables viewing results with functional coverage.

#### -ova cov events

Enables functional coverage reporting of expressions.

#### -ova cov hier filename

Limits functional coverage to the module instances listed in the specified file.

# -ova\_debug or -ova\_debug\_vpd

Enables viewing functional coverage results in DVE.

#### -ova file filename

Specifies an OpenVera Assertions file. Not required if the filename has an .ova extension.

#### -ova filter past

For assertions that are defined with the past operator, ignore these assertions where the past history buffer is empty. For instance, at the very beginning of the simulation the past history buffer is empty. So, a check/forbid at the first sampling point and subsequent sampling points should be igorned until the past buffer has been filled with respect to the sampling point.

# -ova\_enable\_diag

Enables runtime options for controlling functional coverage reports.

## -ova inline

Enables compiling OVA code that is written in Verilog source files.

## -ova lint

Enables general rules for the OVA linter.

## -ova lint magellan

Enables Magellan rules for the OVA linter.

## +overlap

Enables accurate simulation of multiple non-overlapping violation windows for the same signals specified with negative delay values in timing checks.

## -override-cflags

Tells VCS not to pass its default options to the C compiler.

# -override\_timescale=time\_unit/time\_precision

Overrides the time unit and a precision unit for all the 'timescale compiler directives in the source code and, like the -timescale option, provides a timescale for all module definitions that precede the first 'timescale compiler directive. Do not include spaces when specifying the arguments to this option.

#### -P pli.tab

Specifies a PLI table file.

## -parameters filename

Changes parameters specified in the file to values specified in the file. The syntax for a line in the file is as follows:

```
assign value path to parameter
```

The path to the parameter is similar to a hierarchical name except you use the forward slash character (/) instead of a period as the delimiters.

#### +pathpulse

Enables the search for the PATHPULSE\$ specparam in specify blocks.

## -platform

Returns the name of the *platform* directory in your VCS installation directory.

# +pli\_unprotected

Enables PLI and CLI access to the modules in the protected source file being created (PLI and CLI access is normally disabled for protected modules).

## +plusarg\_save

Enter this option in the file that you specify with the -f option so that VCS passes to the simv executable the options beginning with a plus + character that follow in the file.

# +plusarg ignore

Also enter this option in the file that you specify with the -f option so that VCS does not pass to the simv executable the options that follow in the file. Use this option with the +plusarg\_save option to specify that other options should not be passed.

#### -PP

Enables you to enter in your Verilog source code system tasks like \$vcdpluson to create a VPD file during simulation. This option minimizes net data details for faster post-processing. Faster than a VPD file produced by the -I or -RI option.

## +print+bidir+warn

Tells VCS to display a list of bidirectional registered mixed signal nets.

## +prof

Specifies that VCS writes the vcs.prof file during simulation that tells you the module definitions, module instances, and Verilog constructs in your design that use the most CPU time.

#### +protect[file suffix]

Creates a protected source file, only encrypting `protect/`endprotect regions.

## +pulse e/number

Flag as error and drive X for any path pulse whose width is less than or equal to the percentage of the module path delay specified by the number argument.

## +pulse int e/number

Same as the +pulse\_e option but only applies to interconnect delays.

# +pulse int r/number

Same as the +pulse\_r option but only applies to interconnect delays.

# +pulse on event

Specifies that when VCS encounters a pulse shorter than the module path delay, VCS waits until the module path delay elapses and then drives an X value on the module output port and displays an error message.

# +pulse on detect

Specifies that when VCS encounters a pulse shorter than the module path delay, VCS immediately drives an X value on the module output port, and displays an error message. It does not wait until the module path delay elapses.

## +pulse\_r/number

Reject any pulse whose width is less than number percent of module path delay.

# +putprotect+target\_dir

Specifies the target directory for protected files.

# -pvalue+parameter\_hierarchical\_name=value

Changes the specified parameter to the specified value.

#### -q

Suppresses VCS compiler messages.

#### -R

Run the executable file immediately after VCS links together the executable file. You can add any runtime option to the vcs command line.

#### +race

Specifies that VCS generate a report, during simulation, of all the race conditions in the design and write this report in the race.out file

#### +race=all

Analyzes the source code during compilation to look for coding styles that cause race conditions.

#### +racecd

Specifies that VCS generate a report, during simulation, of the race conditions in the design between the 'race and 'endrace compiler directives and write this report in the race.out file.

# +race maxvecsize=size

Specifies the largest vector signal for which the dynamic race detection tool looks for race conditions.

#### +rad

Performs Radiant technology optimizations on your design.

#### -s

Stop simulation just as it begins. Use this option with the  $-\mathbb{R}$  and +cli options.

## +sdf nocheck celltype

Tells VCs not to check to make sure that the CELLTYPE entry in the SDF file does not match the module identifier for a module instance before back annotating delay values from the SDF file to the module instance.

## +sdfprotect[file suffix]

Creates a protected SDF file.

#### -sv pragma

Tells VCS to compile the SystemVerilog assertions code that follows the sv\_pragma keyword in a single line or mult-line comment.

#### -sysc

Tells VCS to look in the ./csrc directory for the subdirectories containing the interface and wrapper files needed by the VCS/SystemC cosimulation interface to connect the Verilog and SystemC parts of the design.

#### +systemverilogext+ext

Specifies a filename extension for SystemVerilog source files. If you use a different filename extesion for the SystemVerilog part of your source code, and this option, you can omit the -sverilog option.

#### -sverilog

Enables the use of the Verilog language extensions in the Accellera SystemVerilog specification.

#### -syslib libs

Specifies system libraries to be linked with the runtime executable

#### +tetramax

Enter this option when simulating TetraMAX's testbench in zero delay mode.

# -timescale=time\_unit/time\_precision

If only some source files contain the 'timescale compiler directive and the ones that don't appear first on the vcs command line, use this option to specify the time scale for these source files.

# +timopt+clock\_period

Starts the Timopt timing optimizer. the <code>+clock\_period</code> argument specifies the clock period of the fastest clock in the design. Timopt applies timing optimizations to your design. Timopt also writes a timopt.cfg file in the current directory. This file contains clock signals and module definitions of sequential devices it's not sure of. You edit this file and recompile without the <code>+clock\_period</code> argument to obtain more Timopt optimizations.

# +transport\_int\_delays

Enables transport delays with full pulse control for single source nets.

# +transport\_path\_delays

Turns on the transport behavior for I/O paths.

# +typdelays

Use typical value when min:typ:max values are encountered in delay specifications and SDF files.

#### -u

Changes all characters in identifiers to uppercase.

#### -ucli

Specifies UCLI mode at runtime.

## -use vpiobj

Used to specify the vpi\_user.c file that enables you to use the vpi register systf VPI access routine.

#### -v

Enables the display of compilation warning messages.

#### -v filename

Specifies a Verilog library file to search for module definitions.

#### +v2k

Enables the use of new Verilog constricts in the 1364-2001 standard.

## +vc[+abstract][+allhdrs][+list]

Enables the direct call of C/C++ functions in your Verilog code using the DirectC interface. The optional suffixes specify the following:

#### +abstract

Specifies that you are using abstract access through vc handles to the data structures for the Verilog arguments.

#### +allhdrs

Writes the vc\_hdrs.h file that contains external function declarations that you can use in your Verilog code.

#### +list

Displays on the screen all the functions that you called in your Verilog source code.

# -vcd2vpd vcd filename vcdplus filename

Tells VCS to find and run the vcd2vpd utility that converts a VCD file to a VCD+ file. VCS inputs to the utility the specified VCD file and the utility outputs the specified VCD+ file.

#### +vcs+boundscheck

Changes reading from or writing to an undeclared bit to an error condition instead of a warning condition.

# +vcs+dumpvars

A substitute for entering the \$dumpvars system task, without arguments, in your Verilog code.

## +vcs+flush+log

Increases the frequency of flushing both the compilation and simulation log file buffers.

## +vcs+flush+dump

Increases the frequency of flushing all the buffers for VCD files.

#### +vcs+flush+fopen

Increases the frequency of flushing all the buffers for files opened by the \$fopen system function

#### +vcs+flush+all

Shortcut option for entering all three of the +vcs+flush+log, +vcs+flush+dump, and +vcs+flush+fopen options.

## +vcs+initmem+0|1|x|z

Initializes all bits of all memories in the design.

## +vcs+initreg+0|1|x|z

Initializes all bits of all regs in the design.

#### +vcsi+lic+vcs

Checks out a VCS license to run VCSi when all VCSi licenses are in use

#### +vcs+lic+vcsi

Checks out three VCSi licenses to run VCS.

#### +vcs+lic+wait

Tells VCS to wait for a network license if none is available.

#### +vcsi+lic+wait

Tells VCSi to wait for network license if none is available when the job starts

## +vcs+mipdexpand

When back annotating SDF delay values from an ASCII text SDF file at runtime, as specified by the +oldsdf compile-time option which disables compiling the SDF file during compilation, if the SDF file contains PORT entries for the individual bits of a port, using this compile-time option enables VCS to backannotate these PORT entry delay values.

Similarly, using this compile-time option enables a PLI application to pass delay values to individual bits of a port.

#### -vera

Specifies the standard VERA PLI table file and object library.

## -vera dbind

Specifies the VERA PLI table file and object library for dynamic binding.

## +verilog1995ext+ext

Specifies a filename extension for Verilog 1995 source files.

#### +verilog2001ext+ext

Specifies a filename extension for Verilog 2001 source files. If you use a different filename extesion for the Verilog 2001 part of your source code, and this option, you can omit the +v2k option.

#### +vhdllib+logical libname[+logical libname...]

This option specifies the VHDL logical library to use for VHDL design entity instances that you instantiate in your Verilog design. You can specify more than one logical library, separating them with the plus + delimiter.

### +vissymbols

Makes symbols visible when you use the prof or gprof program to profile generated code.

# -vpd2vcd vcdplus\_filename vcd\_filename

Tells VCS to find and run the vpd2vcd utility that converts a VCD+ file to a VCD file. VCS inputs to the utility the specified VCD file and the utility outputs the specified VCD+ file.

## +vpi

Enables the use of VPI PLI access routines.

#### -vt

Enables warning messages and displays the time used by each command.

### +warn=[no]ID|none|all,...

Enables or disables warning messages.

#### +warn2val

Enable warning messages about 2 state simulation.

# -y directory\_pathname

Specifies a Verilog library directory to search for module definitions.

# **Runtime Options**

#### -a filename

Specifies appending all messages from simulation to the bottom of the text in the specified file as well as displaying these messages in the standard output.

#### -assert keyword argument

The keyword arguments are as follows:

## dumpoff

Disables the dumping of SVA information in the VPD file during simulation.

#### filter

Blocks reporting of trivial implication successes. These happen when an implication construct registers a success only because the precondition (antecedent) portion is false (and so the consequence portion is not checked). With this option, reporting only shows successes in which the whole expression matched.

# finish\_maxfail=N

Terminates the simulation if the number of failures for any assertion reaches *N. N* must be supplied, otherwise no limit is set.

# global finish maxfail=N

Stops the simulation when the total number of failures, from all SystemVerilog assertions, reaches N.

#### maxcover=N

Disables the collection of coverage information for cover statements after the cover statements are covered *N* number of times. *N* must be a positive integer, it can't be 0.

#### maxfail=N

Limits the number of failures for each assertion to *N*. When the limit is reached, the assertion is disabled. *N* must be supplied, otherwise no limit is set.

#### maxsuccess=N

Limits the total number of reported successes to *N*. *N* must be supplied, otherwise no limit is set. The monitoring of assertions continues, even after the limit is reached.

#### nocovdb

Tells VCS not to write the *program\_name*.db database file for assertion coverage.

### nopostproc

Disables the display of the SVA coverage summary at the end of simulation.

## quiet 0 | 1

- O Disables messages, in standard output, about assertion failures
- 1 Disables messages, in standard output, about assertion failures, but displays a summary of them at the end of simulation. The never triggered assertions are also reported.

#### report[=path/filename]

Generates a report file in addition to printing results on your screen. By default this file's name and location is ./assert.report, but you can change it to where you want by entering the filename path name argument.

The filename can start with a number or letter. The following special characters are acceptable in the filename: %,  $^$ , and @. Using the following unacceptable special characters: #, &,  $^*$ ,  $[\ ]$ , \$,  $(\ )$ , or ! has the following consequences:

- A filename containing # or & results in a filename truncation to the character before the # or &.
- A filename containing \* or [] results in a No match message.
- A filename containing \$ results in an Undefined variable message.
- A filename containing () results in a Badly placed () 's message.
- A filename containing! results in an Event not found message.

#### success

Enables reporting of successful matches in addition to failures. The default is to report only failures.

#### verbose

Adds more information to the end of the report specified by the report keyword argument and a summary with the number of assertions present, attempted, and failed.

You can enter more than one keyword, using the plus + separator, for example:

#### -assert maxfail=10+maxsucess=20+success+filter

#### +cliecho

Specifies that VCS displays CLI commands in a file that you specify with the -i option as VCS executes these commands. UNIX only.

## -cm line|cond|fsm|tgl|path|assert

Specifies monitoring for the specified type or types of coverage. The arguments specifies the types of coverage:

#### line

Monitor for line or statement coverage.

#### cond

Monitor for condition coverage.

#### fsm

Monitor for FSM coverage.

#### tal

Monitor for toggle coverage.

### path

Monitor for path coverage.

#### branch

Monitor for branch coverage.

#### assert

Monitor for SystemVerilog assertion coverage.

If you want VCS to monitor for more than one type of coverage, use the plus (+) character as a delimiter between arguments, for example:

-cm line+cond+fsm+tgl

# -cm assert dir path/filename

Specifies the path and filename of an initial coverage file. An initial coverage file is needed to set up the database. By default, an empty coverage file is loaded from the following directory: simv.vdb/snps/fcov.

## -cm assert name path/filename

Specifies the file name or the full path name of the assertion coverage report file. This option overrides the default report name and location, which is ./simv.vdb/fcov/results.db If only a file name is given, the default location is used resulting in: ./simv.vdb/fcov/filename.db.

# -cm\_dir directory\_path\_name

Specifies and alternative name and location for the simv.cm directory.

# -cm glitch period

Specifies a glitch period during which VCS does not monitor for coverage caused by value changes. The period is an interval of simulation time specified with a non-negative integer.

#### -cm log filename

Specifies a log file for monitoring for coverage during simulation.

#### -cm name filename

As a compile-time or runtime option, specifies the name of the intermediate data files. On the cmView command line, specifies the name of the report files.

## -cm tglfile filename

Specifies displaying at runtime a total toggle count for one or more subhierarchies specified by the top-level module instance entered in the file.

## +cm zip

Required when using coverage metrics along with the SWIFT interface to VMC models or SmartModels or when Undertow dumping is enabled.

## -E program

Starts the program that displays the compile-time options that were on the vcs command line when you created the simv (or simv.exe or some other name specified with the -o option) executable file.

## -gui

Starts the DVE gui.

## -grw filename

Sets the name of the \$gr\_waves output file to the specified file. The default filename is grw.dump.

#### -i filename

Specifies a file containing CLI commands that VCS executes when simulation starts.

#### -k filename | off

Specifies an alternative name or location for the vcs.key file into which VCS writes the CLI commands that you enter during simulation. The off argument tells VCS not to write this file.

### -1 filename

Specifies writing all messages from simulation to the specified file as well as displaying these messages in the standard output. This option begins with the letter "1" (lowercase "L") for log file.

## +maxdelays

Species using the compiled SDF file for maximum delays generated wit hthe +allmtm compile-time option.

Also specifies using maximum delays for SWIFT VMC or SmartModels or Synopsys hardware models if you also enter the +override model delays runtime option.

## +mindelays

Specifies using the compiled SDF file for minimum delays generated wit hthe +allmtm compile-time option.

Also specifies using minimum delays for SWIFT VMC or SmartModels or Synopsys hardware models if you also enter the +override model delays runtime option.

# +no\_notifier

Suppresses the toggling of notifier registers that are optional arguments of timing check system tasks.

## +no pulse msg

Suppresses pulse error messages, but not the generation of StX values at module path outputs when a pulse error condition occurs.

## +no tchk msg

Disables the display of timing check warning messages but does not disable the toggling of notifier registers in timing checks. This is also a compile-time option.

# +notimingcheck

Suppress timing checks.

## +ntb cache dir=path name to directory

Specifies the directory location of the cache that VCS maintains as an internal disk cache for randomization.

# +ntb\_debug\_on\_error

Causes the simulation to stop immediately when a simulation error is encountered. In addition to normal verification errors, This option halts the simulation in case of runtime errors as well.

# +ntb\_enable\_solver\_trace=value

Enables a debug mode that displays diagnostics when VCS executes a randomize() method call. Allowed values are:

- 0 Do not display (default).
- 1- Displays the constraints VCS is solving.
- 2 Displays the entire constraint set.

# +ntb\_enable\_solver\_trace\_on\_failure=value

Enables a mode that displays trace information only when the VCS constraint solver fails to compute a solution, usually due to inconsistent constraints. When the value of the option is 2, the analysis narrows down to the smallest set of inconsistent constraints, thus aiding the debugging process. Allowed values are 0, 1, 2. The default value is 2.

# +ntb\_exit\_on\_error[=value]

Causes VCS to exit when value is less than 0. The value can be:

0: continue

1: exit on first error (default value)

N exit on nth error

When value = 0, the simulation finishes regardless of the number of errors.

# +ntb load=path name to libtb.so

Specifies loading the testbench shared object file libtb.so.

# +ntb\_random\_seed=value

Sets the seed value used by the top level random number generator at the start of simulation. The random(seed) system function call overrides this setting. The value can be any integer number

#### +ntb solver mode=value

Allows choosing between one of two constraint solver modes. When set to 1, the solver spends more pre-processing time in analyzing the constraints, during the first call to randomize() on each class. When set to 2, the solver does minimal pre-processing, and analyzes the constraint in each call to randomize(). Default value is 2.

# +ntb\_stop\_on\_error

Causes the simulation to stop immediately when a simulation error is encountered, turning it into a cli debugging environment. In addition to normal verification errors, ntb\_stop\_on\_error halts the simulation in case of run time errors. The default setting is to execute the remaining code within the present simulation time.

#### -ova cov

Enables functional coverage reporting.

### -ova cov name filename

Specifies the file name or the full path name of the functional coverage report file. This option overrides the default report name and location. If only a file name is given, the default location is used resulting in ./simv.vdb/fcov/filename.db.

## -ova cov db filename

Specifies the path name of the initial coverage file. The initial coverage file is needed to set up the database. By default, an empty coverage file is loaded from simv.vdb/snps/fcov/default.db.

## -ova\_filter

Blocks reporting of trivial if-then successes. These happen when an if-then construct registers a success only because the if portion is false (and so the then portion is not checked). With this option, reporting only shows successes in which the whole expression matched. This option is enabled by the <code>-ova\_enable\_diag</code> compile-time option.

## -ova max fail N

Limits the number of reported failures for each assertion to **N**. When the limit is reached, the assertion is disabled. This option is enabled by the -ova enable diag compile-time option.

#### -ova max success N

Limits the number of successes for each assertion to **N**. The monitoring of assertions continues, even after the limit is reached. This option is enabled by the <code>-ova\_enable\_diag</code> compile-time option.

#### -ova report [filename]

Specifies writing an OpenVera Assertions report file. The default file name and location is simv.vdb/report/ova.report but you can specify a different name and location as an argument to this option.

# -ova\_simend\_max\_fail N

Terminates the simulation if the number of failures for any assertion is reached. This option is enabled by the -ova\_enable\_diag compile-time option.

#### -ova success

Enables the reporting of successful matches. This option is enabled by the -ova enable diag compile-time option.

## -ova quiet [1]

Disables displaying functional coverage results on the screen. The optional 1 argument specifies displaying a summary of these results.

#### -ova verbose

Adds more information to the end of the report including assertions that never triggered and attempts that did not finish, and a summary with the number of assertions present, attempted, and failed

# +override model delays

Enables you to use the +mindelays, +typdelays, or +maxdelays runtime options to specify timing for SWIFT SmartModels or Synopsys hardware models.

#### **-**q

Quiet mode. Suppress printing of VCS header and summary information, the proprietary message at the beginning of simulation, and the VCS Simulation Report at the end of simulation (time, CPU time, data structure size, and date)

#### -s

Stops simulation just as it beings, and enters interactive mode. Use with the +cli+number option.

#### +sdfverbose

Enables the display of more than ten warning and ten error messages about SDF back annotation.

## +typdelays

Specifies using the compiled SDF file for typical delays generated wit hthe +allmtm compile-time option.

Also specifies using typical delays for SWIFT VMC or SmartModels or Synopsys hardware models if you also enter the +override\_model\_delays runtime option.

#### -ucli

Enables the use of UCLI commands.

#### -v

Verbose mode. Print VCS version and extended summary information

Prints VCS compile and run-time version numbers, and copyright information, at start of simulation.

#### -vcd filename

Sets the output VCD file name to the specified file.

The default filename is verilog.dump.

A \$dumpfile system task in the Verilog source code will override this option.

#### +vcs+dumparrays

Enables recording memory and multi-dimensional array values in the VCD file. You must also have used the +memcbk compile-time option.

## +vcs+dumpoff+t+ht

Turn off value change dumping (\$dumpvars system task) at time t. ht is the high 32 bits of a time value greater than 32 bits.

## +vcs+dumpon+t+ht

Suppress \$dumpvars system task until time t. ht is the high 32 bits of a time value greater than 32 bits.

#### +vcs+finish+t+ht

Finish simulation at time t. ht is the high 32 bits of a time value greater than 32 bits (optional).

#### +vcs+grwavesoff

Suppress \$gr waves system tasks.

## +vcs+ignorestop

Tells VCS to ignore the \$stop system tasks in your source code.

## +vcs+flush+log

Increases the frequency of flushing both the compilation and simulation log file buffers.

#### +vcs+flush+dump

Increases the frequency of flushing all the buffers for VCD files.

# +vcs+flush+fopen

Increases the frequency of flushing all the buffers for files opened by the \$fopen system function

#### +vcs+flush+all

Shortcut option for entering all three of the +vcs+flush+log, +vcs+flush+dump, and +vcs+flush+fopen options.

#### +vcs+learn+pli

Keeps track of where you use ACC capabilities for debugging operations so that you can recompile your design and in the next simulation enable them only where you need them.

With this option VCS writes the pli\_learn.tab secondary PLI table file. You input this file when you recompile your design with the +applylearn compile-time option.

#### +vcs+lic+vcsi

Checks our three VCSi licenses to run VCS.

#### +vcsi+lic+vcs

Checks out a VCS license to run VCSi when all VCSi licenses are in use.

#### +vcs+lic+wait

Tells VCS to wait for network license if none is available when the job starts.

#### +vcsi+lic+wait

Tells VCSi to wait for network license if none is available when the job starts

# +vcs+mipd+noalias

If during a simulation run, acc\_handle\_simulated\_net is called before MIPD annotation happens, a warning message is issued. When this happens you can use this option to disable such aliasing for all ports whenever mip, mipb capabilities have been specified. This option works for regular sdf annotation and not for compiled SDF.

#### +vcs+nostdout

Disables all text output from VCS including messages and text from \$monitor and \$display and other system tasks. VCS still writes this output to the log file if you include the -l option.

### +vcs+stop+t+ht

Stop simulation at time t. ht is the high 32 bits of a time value greater than 32 bits (optional).

# +vera\_load=filename.vro

Specifies the VERA object file.

# +vera mload=filename

Specifies a text file that contains a list of VERA object files.

#### +vpdbufsize+MB

VCS uses an internal buffer to store value changes before it writes them to the VCD+ file on disk. VCS makes this buffer size either 5 MB or large enough to record 15 value changes for all nets and registers in your design, which ever is larger.

You can use this option to override the buffer size that VCS calculates for the buffer size. You specify a buffer size in megabytes.

## +vpddrivers

Tells VCS to record the values of all the drivers of all the nets.

# +vpdfile+filename+start+start\_time+end+ end\_time

In post-processing, specifies the VCD+ file you wish to view in DVE. The optional +start+start\_time and +end+end\_time arguments specify you only want DVE to display the results from between these simulation times.

## +vpdfilesize+MB

Specifies the maximum size of the VCD+ file. When VCS reaches this limit, VCS overwrites the oldest simulation history data in the file with the newest

# +vpdignore

Tells VCS to ignore \$vcdplus system tasks so VCS does not write a VCD+ file.

## +vpdnocompress

Disables the automatic compressing of the data in VCD+ files

# +vpdnostrengths

Disables recording strength information in the VCD+ file.

# +vpdports

Tells VCS to record, in the VCD+ file, the port direction of signals that are ports.

#### +vpdupdate

If VCS is writing a VCD+ file during simulation, this option enables you to have VCS halt writing to the VCD+ file while the simulation is running and so that you can view the recorded results in DVE.

## **PLI Table Format**

The syntax for a line in a PLI table file is as follows: \$name PLI\_specifications [ACC\_capabilities]

Where:

**\$name** Is the name of your user-defined

system task or system function

**PLI\_specifications** Is one or more specifications such as

the name of the C function VCS calls when it executes the user defined system task or system function.

ACC\_capabilities Specifications for ACC capabilities to

be added, removed, or changed from various parts of the design hierarchy.

# The PLI Specifications

The valid PLI specifications are as follows:

#### call=function

Specifies the name of call function. This specification is required.

#### check=function

Specifies the name of check function.

#### misc=function

Specifies the name of misc function.

## data=integer

Specifies the data value passed as first argument to call, check, and misc routines. The default is 0. See The IEEE Std 1364-1995 Section 17.6.1 for more information.

#### size=number

Specifies the size of returned value in bits. This specification is required for user-defined system functions.

#### args=number

Specifies the number of arguments to the user-defined system task or system function.

#### minargs=number

Specifies the minimum number or arguments.

### maxargs=number

Specifies the maximum number or arguments.

#### nocelldefinepli

Disables the dumping of value change and simulation time data, from modules defined under the `celldefine compiler directive, into the VCD+ file created by the \$vcdpluson system task.

# persistent

Enables you to enter the user-defined system task on the CLI command line without including any of the +cli compile time options.

# **Specifying ACC Capabilities**

The format for specifying ACC capabilities is as follows:

acc=|+=|-=|:=capabilities:module\_names[+]|
%CELL|%TASK|\*

#### Where:

acc Is a keyword that begins a line for specifying ACC capabilities

= |+=|-=|:= Are operators for adding, removing, or changing ACC

capabilities

capabilities Is a comma separated list of ACC capabilities

 $\verb|module_names| Is a comma separated | list of module identifiers (or$ 

names).

Specifying modules enables, disables, or changes (depending on the operator) the ability of the PLI function to use the ACC capability in all instances of the

specified module.

Specifies adding, removing, or changing the ACC capabilities for not only the instances of the specified modules but also the instances hierarchically under the

instances of the specified modules.

CELL Enables, disables, or changes (depending on the

operator) the ability of the PLI function to use the ACC capability in all instances of module definitions compiled under the `celldefine compiler directive and all module definitions in Verilog library directories and library files (as specified with the -y and -v

compile-time options.)

%TASK Enables, disables, or changes (depending on the

operator) the ability of the PLI function to use the ACC capability in all instances of module definitions that contain the user-defined system task or system function

associated with the PLI functions.

\* Enables, disables, or changes (depending on the

operator) the ability of the PLI function to use the ACC capability throughout the entire design. Using wildcard character could seriously impede the performance of

VCS

#### The operators in this syntax are as follows:

- = A shorthand for +=
- += Specifies adding the listed capabilities that follow to the parts of the design that follow, as specified by module name, %CELL,%TASK, or \* wildcard character.
- -= Specifies removing the listed capabilities that follow from the parts of the design that follow, as specified by module name, %CELL,%TASK, or \* wildcard character.
- := Specifies changing the ACC capabilities of the parts of the design that follow, as specified by module name, %CELL,%TASK, or \* wildcard character, to only those in the list of capabilities on this specification. A specification with this operator can change the capabilities specified in a previous specification.

The ACC capabilities that you can specify for the functions in your PLI specifications are as follows:

r or read

To read the values of nets and registers in your design.

rw or read write

To both read from and write to the values of nets and registers in your design.

cbk or callback

To be called when named objects (nets registers, ports) change value.

cbka or callback all

To be called when named and unnamed objects (such as primitive terminals) change value.

frc or force

To force values on nets and registers.

prx

To set pulse error and pulse rejection percentages for module path delays.

s or static\_info

The ability to access static information, such as instance or signal names and connectivity information. Signal values are not static information.

tchk or timing\_check\_backannotation To back annotate timing check delay values.

gate or gate\_backannotation

To back annotate delay values on gates.

mp or module\_path\_backannotation
 To back annotate module path delays.

mip or module\_input\_port\_backannotation

To back annotate delays on module input ports.

mipb or module\_input\_port\_bit\_backannotation To back annotate delays on individual bits of module input ports.

# The VCS Configuration File

You can use the configuration file to specify Radiant technology optimizations for parts of your design. The syntax of the statements in the configuration file is as follows:

<pre>module {list_of_module_identifiers} {list of attributes};</pre>
<pre>instance {list_of_module_identifiers_and_ hierarchical names} {list of attributes};</pre>
tree [(depth)] {list_of_module_identifiers}
{list_of_attributes};

#### Where:

module

Keyword that specifies that the attributes in this statement apply to all instances of the modules in the list, specified by module identifier.

list\_of\_module\_
identifiers

A comma separated list of module identifiers enclosed in curly braces: { }

list\_of\_attributes

A comma separated list of attributes enclosed in curly braces: { }

instance

Keyword that specifies that the attributes in this statement apply to:

- All instances of the modules in the list specified by module identifier.
- All the module instances in the list specified by their hierarchical names.
- The individual signals in the list specified by their hierarchical names.

list\_of\_module\_
identifiers\_and\_
hierarchical\_names

A comma separated list of module identifiers and hierarchical names of module instances and signals enclosed in curly braces: { }

tree

Keyword that specifies that the attributes in this statement apply to all instances of the modules in the list, specified by module identifier, and also apply to all module instances hierarchically under these module instances.

depth

An integer that specifies how far down the module hierarchy, from the specified modules, you want to apply the attributes.

You can specify a negative value. A negative value specifies descending to the leaf level and counting up levels of the hierarchy to apply

these attributes.

This specification is optional.

Enclose this specification in parentheses: ()

The attributes for Radiant technology are as follows:

noOpt Disables Radiant optimizations on the module instance or

signal.

noPortOpt Prevents port optimizations such as optimizing away

unused ports on a module instance.

Opt Enables all possible Radiant optimizations on the module

instance or signal.

PortOpt Enables port optimizations such as optimizing away

unused ports on a module instance.

# Enabling ACC Capabilities

In the PLT table entry format acc spec is:

acc op capabilities:module names[+]

#### Where:

op is one of

- Shorthand for +=
- Add these capabilities to the specified scopes.
- Remove this capability from the specified \_scopes.
- Set exactly this capability to the specified := scopes.

capabilities is one or more (comma separated) of

- r Read nets, registers and variables.
- Read as in r; write registers and variables.
- chk Callbacks on named object value changes.
- cbka Callbacks on unnamed objects.
- tchk Backannotation of timing checks.
- Backannotation of gate delays. gate
- Backannotation of module paths. mp
- Backannotation of module input ports mip
- Backannotation of individual bits of module input mipb

ports

You can specify one or more module in the table entry. ACC capabilities are enabled for module definitions, not module instances.

The + specifies enabling for the module instances hierarchically under these module definitions.

You can use the following for wildcard module instances:

\*CELL All modules tagged with `celldefine or extracted from libraries specified with the -v or -

y options.

**&TASK** All module definitions that contain task enabling

statements or function calls for the task or

function of this PLI table entry.

\* All module definitions.

## **CLI Commands**

. (period)

Continue simulation.

?

Displays a list of the CLI commands and briefly describes what they do.

# alias [alias name [existing command]]

Create or list command alias(es).

# always #relative\_time|[@posedge|@negedge] signal

Set a repeating breakpoint. You can specify a simulation time interval, starting at the current simulation time and every time VCS runs the simulation for that interval, VCS halts simulation. You can specify a net or a register so that VCS halts when that signal changes value. You can also specify that the breakpoint only occur on a rising or falling edge of that signal.

## break #relative time|[@posedge|@negedge] signal

Set a repeating breakpoint. This command is synonymous with the always command.

#### continue

Continue simulation. This command is synonymous with the . (period) command.

# delete breakpoint\_number

Delete a breakpoint. When you enter the show break CLI command, VCS lists the breakpoints that you have set with the always or break CLI commands. Each breakpoint in this list begins with a number indicating the order in which you set the current breakpoints.

You can use this delete command to delete or unset a breakpoint by specifying this number.

#### finish

Exit the simulation immediately. This command is the equivalent of VCS executing the \$finish system task.

### force signal = value

Force a signal to a value. Simulation events in your design, such as values propagating to a net or a procedural assignment statement assigning a value to a register, do not override this forced value.

# help

Displays text-based online help listing the CLI commands and what they do. This command is synonymous with the ? command.

#### info

Displays the current simulation time and the current scope.

#### line

Toggles line tracking. Line tracking is the display of the last line in your source code that VCS executed before simulation stopped. VCS displays the source file name and line number of the line in that file.

#### next

VCS executes the next line, and only the next line that it has scheduled for execution. You use this command to step through your code.

### oformat %[b|c|t|f|e|g|d|h|x|m|o|s|v]

Sets the output format for displaying simulation values as described for format specifications in IEEE Std 1364-1995 pages 174-175, x is an alternative for hexadecimal.

# once #relative\_time|##absolute\_time | [@posedge|@negedge] signal

Set a one shot breakpoint. A one shot breakpoint halts simulation only once.

# print %[b|c|t|f|e|g|d|h|x|m|o|s|v] signal

Shows the current value of net or register in the specified format.

## release signal

Releases a net or register from its forced value.

#### scope [module instance hierarchical name]

Set or show scope. A scope in a location in the module hierarchy from which you can see and change values with the CLI.

# set reg\_or\_memory\_address [=]value [,reg\_or\_memory\_address[=]value]

Deposits a value on a register or a memory address. Simulation events in your design can override this value. This command is not valid for nets. The equal sign (=) operator is optional.

## show [break|drivers|ports|scope|variables|?]

break

Lists, by number, the temporary and permanent breakpoints that are currently scheduled to halt simulation. You can use this number to delete or unset the breakpoint with the delete command.

```
drivers net or reg
```

Shows the value and strength of the net or register and for nets shows the line number in the source code of the statement that is the source of the value that propagated to this net.

```
ports
```

Shows the port identifiers of the instance that is the current scope and whether they are input, output, or inout ports, listed as IN, OUT, and INOUT.

```
scope
```

Shows the module instances in the current scope by their module identifier and module instance identifier.

```
variables
```

Shows the nets and registers declared in the current scope.

?

Displays this list or arguments to the show command and briefly describes what they do.

#### source filename

Executes CLI commands from a file.

# tbreak [#relative\_time| ##absolute\_time| @posedge| @negedge] signal

This command is synonymous with the once command.

#### trace

Line tracing displays the source file and line number of a statement before VCS executes the statement. This command toggles on and off line tracing. To use this command you must compile your design with the use the <code>-line</code> compile-time option.

#### unalias alias name

Removes the alias.

# upscope

Sets scope one level higher in the module hierarchy.