

SystemVerilog Language Reference Manual for VCS/VCS MX

Version C-2009.06
June 2009

Comments?
E-mail your comments about this manual to:
vcs_support@synopsys.com.

SYNOPSYS®

Copyright Notice and Proprietary Information

Copyright © 2008 Synopsys, Inc. All rights reserved. This software and documentation contain confidential and proprietary information that is the property of Synopsys, Inc. The software and documentation are furnished under a license agreement and may be used or copied only in accordance with the terms of the license agreement. No part of the software and documentation may be reproduced, transmitted, or translated, in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without prior written permission of Synopsys, Inc., or as expressly provided by the license agreement.

Right to Copy Documentation

The license agreement with Synopsys permits licensee to make copies of the documentation for its internal use only. Each copy shall include all copyrights, trademarks, service marks, and proprietary rights notices, if any. Licensee must assign sequential numbers to all copies. These copies shall contain the following legend on the cover page:

This document is duplicated with the permission of Synopsys, Inc., for the exclusive use of
_____ and its employees. This is copy number_____."

Destination Control Statement

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Registered Trademarks (®)

Synopsys, AMPS, Cadabra, CATS, CRITIC, CSim, Design Compiler, DesignPower, DesignWare, EPIC, Formality, HSIM, HSPICE, iN-Phase, in-Sync, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Photolynx, Physical Compiler, PrimeTime, SiVL, SNUG, SolvNet, System Compiler, TetraMAX, VCS, Vera, and YIELDirector are registered trademarks of Synopsys, Inc.

Trademarks (™)

AFGen, Apollo, Astro, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, Columbia, Columbia-CE, Cosmos, CosmosEnterprise, CosmosLE, CosmosScope, CosmosSE, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, DesignerHDL, Direct Silicon Access, Discovery, Encore, Galaxy, HANEX, HDL Compiler, Hercules, Hierarchical Optimization Technology, HSIMplus, HSPICE-Link, iN-Tandem, i-Virtual Stepper, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Magellan, Mars, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, Planet, Planet-PL, Polaris, Power Compiler, Raphael, Raphael-NES, Saturn, Scirocco, Scirocco-i, Star-RCXT, Star-SimXT, Taurus, TSUPREM-4, VCS Express, VCSI, VHDL Compiler, VirSim, and VMC are trademarks of Synopsys, Inc.

Service Marks (SM)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license.

ARM and AMBA are registered trademarks of ARM Limited.

Saber is a registered trademark of SabreMark Limited Partnership and is used under license.

All other product or company names may be trademarks of their respective owners.

Contents

1.	IEEE Standard for SystemVerilog	
	Purpose	38
	Conventions used in this Standard	41
	Syntactic Description	42
	Use of Color in this Standard	44
	Contents of this Standard	44
	Examples	49
	Prerequisites	49
2.	Normative References	
3.	Literal Values	
	Literal Value Syntax	53
	Integer and Logic Literals	54
	Real Literals	55
	Time Literals	55

String Literals	55
Array Literals	57
Structure Literals	58
 4. Data Types	
Data Type Syntax	63
Integer Data Types	64
Integral Types.....	65
2-state (two-value) and 4-state (four-value) Data Types	65
Signed and Unsigned Data Types	66
Real and shortreal Data Types	67
Void Data Type	67
Chandle Data Type	67
String Data Type	69
len()	73
putc()	74
getc()	74
toupper().....	74
tolower()	75
compare()	75
icompare()	75
substr()	75
atoi(), atohex(), atooct(), atobin()	76
atoreal()	76
itoa()	77
hextoa()	77
octtoa()	77
bintoa()	77
realtoa()	77

Event Data Type	78
User-defined Types	79
Enumerations	81
Defining New Data Types as Enumerated Types.....	84
Enumerated Type Ranges	84
Type Checking	86
Enumerated Types in Numerical Expressions	87
Structures and Unions.....	90
Class	96
Singular and Aggregate Types	97
Casting	98
\$cast Dynamic Casting	100
Default Attribute Type	102
 5. Arrays	
Packed and Unpacked Arrays.....	106
Multiple Dimensions	109
Indexing and Slicing of Arrays.....	111
Array Querying Functions	112
Dynamic Arrays.....	112
new[]	113
size().....	114
delete()	115
Array Assignment	115
Arrays as Arguments.....	117

Associative Arrays	119
Index Type	121
String Index	121
Class Index.	122
Integer (or int) Index	122
Signed Packed Array	123
Unsigned Packed Array or Packed Struct	123
Other User-defined Types	124
User Defined Type Index	125
Associative Array Methods	126
num()	126
delete()	126
exists()	127
first()	127
last()	128
next()	128
prev()	129
Associative Array Assignment	130
Associative Array Arguments	130
Associative Array Literals	131
Queues	132
Queue Operators	133
Queue Methods	134
Array Manipulation Methods	137
Array Locator Methods	138
Array Ordering Methods	141
Array Reduction Methods	142
Iterator Index Querying.	143

6. Data Declarations	
Data Declaration Syntax	146
Constants	147
Parameter Declaration Syntax	148
Value Parameters.....	149
Type Parameters	152
Parameter Port Lists.....	153
Const Constants.....	154
Variables	155
Nets.....	156
Scope and Lifetime	158
Nets, regs, and logic	160
Signal Aliasing.....	163
Type Compatibility.....	166
Matching Types	167
Equivalent Types	169
Assignment Compatible	171
Cast Compatible.....	171
Type Incompatible	171
Type Operator	172
7. Classes	
Syntax	175
Overview	177
Objects (Class Instance)	178
Object Properties.....	180

Object Methods	181
Constructors	181
Static Class Properties	183
Static Methods.....	184
This	185
Assignment, Renaming, and Copying	186
Inheritance and Subclasses	188
Overridden Members.....	190
Super.....	191
Casting	192
Chaining Constructors.....	193
Data Hiding and Encapsulation.....	194
Constant Class Properties.....	195
Abstract Classes and Virtual Methods.....	196
Polymorphism: Dynamic Method Lookup	198
Class Scope Resolution Operator ::	199
Out-of-block Declarations	201
Parameterized Classes.....	203
Typedef Class	207
Classes and Structures	208
Memory Management.....	208

8. Operators and Expressions	
Operator Syntax	212
Assignment Operators.....	215
Operations on Logic and Bit Types	216
Wild Equality and Wild Inequality	217
Real Operators	218
Size	218
Sign	219
Operator Precedence and Associativity	219
Built-in Methods.....	220
Built-in Package	222
Static Prefixes	222
Concatenation.....	224
Assignment Patterns	225
Array Assignment Patterns.....	229
Structure Assignment Patterns.....	231
Tagged Union Expressions and Member Access	235
Aggregate Expressions.....	237
Operator Overloading	238
Streaming Operators (pack/unpack)	241
Streaming Dynamically Sized Data	244
Conditional Operator	247
Set Membership	249

9. Scheduling Semantics

Execution of a Hardware Model and Its Verification Environment	251
Event Simulation	252
The Stratified Event Scheduler	253
Active region sets and reactive region sets	255
Simulation regions	256
Preponed events region	256
Active events region	256
Inactive events region	256
NBA events region	257
Observed events region	257
Reactive events region	257
Re-Inactive events region	258
Re-NBA events region	258
Postponed events region	258
PLI regions	259
Preponed PLI region	259
Pre-Active PLI region	259
Pre-NBA PLI region	260
Post-NBA PLI region	260
Pre-Observed PLI region	260
Post-Observed PLI region	260
Pre-Re-NBA PLI region	261
Post-Re-NBA PLI region	261
Pre-Postponed PLI region	261
Postponed PLI region	261
The SystemVerilog Simulation Reference Algorithm	263
The PLI Callback Control Points	264

10. Procedural Statements and Control Flow	
Statements	269
Blocking and Nonblocking Assignments	270
Selection Statements	271
Pattern matching	276
Loop Statements	284
The do...while Loop	285
Enhanced for Loop	285
The foreach Loop	287
Jump Statements	288
Final Blocks	290
Named Blocks and Statement Labels	291
Disable	292
Event Control	293
Sequence Events	297
Level-sensitive Sequence Controls	298
Procedural Assign and Deassign Removal	299
11. Processes	
Combinational Logic	302
Implicit always_comb Sensitivities	303
Latched Logic	304
Sequential Logic	305
Continuous Assignments	305
fork...join	306

Process Execution Threads	309
Process Control.	309
Wait fork	309
Example on Wait fork	311
Disable fork	311
Fine-grain Process Control	313
 12. Tasks and Functions	
Tasks	318
Functions.	321
Return Values and void Functions	323
Discarding Function Return Values	324
Constant Function Calls	325
Task and Function Argument Passing.	326
Pass by Value.	326
Pass by Reference	327
Default Argument Values	330
Argument Binding by Name	331
Optional Argument List.	332
Import and Export Functions	332
 13. Random Constraints	
Overview	338
Random Variables.	343
Rand Modifier.	345
Randc Modifier	346
Constraint Blocks	347
Default Constraints.	349

External Constraint Blocks	353
Inheritance	353
Set Membership	354
Distribution	355
Implication	357
If...else Constraints.	359
Iterative Constraints	360
Global Constraints	364
Unidirectional Constraints.	366
Semantics.	366
Variable Ordering	370
Static Constraint Blocks	373
Functions in Constraints.	373
Constraint Guards	376
Array and XMR Support in <code>std::randomize()</code>	382
Error Conditions	384
XMR Support in Constraints	384
Randomization Methods	386
<code>Randomize()</code>	386
<code>Pre_randomize()</code> and <code>post_randomize()</code>	387
Behavior of Randomization Methods	389
In-line Constraints— <code>randomize()</code> with	389
Disabling Random Variables with <code>rand_mode()</code>	391
Controlling Constraints with <code>constraint_mode()</code>	394
Dynamic Constraint Modification.	396
In-line random Variable Control.	397
In-line Constraint Checker	398
Randomization of Scope Variables— <code>std::randomize()</code>	399
Adding Constraints to Scope Variables— <code>std::randomize()</code> with	401

Random Number System Functions and Methods	402
\$urandom	402
\$urandom_range()	403
Srandom()	404
get_randstate()	404
set_randstate()	405
Random Stability	405
Random Stability Properties	406
Thread Stability	407
Object Stability	408
Manually Seeding Randomize	410
Random Weighted Case—randcase	411
Random Sequence Generation—randsequence	412
Random Production Weights	415
If...else Production Statements	416
Case Production Statements	417
Repeat Production Statements	418
Interleaving Productions—rand join	419
Aborting Productions—break and return	420
Value Passing Between Productions	422

14. Interprocess Synchronization and Communication

Semaphores	428
new()	429
put()	429
get()	430
try_get()	430
Mailboxes	432
new()	433
num()	434

put()	434
try_put()	434
get()	435
try_get()	437
peek()	438
try_peek()	438
Parameterized Mailboxes	439
Event	440
Triggering an Event	441
Nonblocking Event Trigger	442
Waiting for an Event	442
Persistent Trigger: Triggered Property	442
Event Sequencing: wait_order()	444
Event Variables	446
Merging Events.	446
Reclaiming Events	447
Events Comparison	448

15. Clocking Blocks

Clocking Block Declaration	450
Input and Output Skews	454
Hierarchical Expressions.	456
Signals in Multiple Clocking Blocks	457
Clocking Block Scope and Lifetime	457
Multiple Clocking Blocks Example.	458
Interfaces and Clocking Blocks	459
Clocking Block Events.	462

Cycle Delay: ##	462
Default Clocking	463
Input Sampling	465
Synchronous Events	465
Synchronous Drives	467
Drives and Nonblocking Assignments	469
Drive Value Resolution	469
16. Program Block	
The Program Construct	472
Scheduling Semantics of Code in Program Constructs	475
Operation of Program Port Connections in the Absence of Clocking Blocks	477
Eliminating Testbench Races	478
Blocking Tasks in Cycle/Event Mode	479
Programwide Space and Anonymous Programs	480
Program Control Tasks	481
\$exit()	481
17. Assertions	
Immediate and Concurrent Assertions	484
Immediate Assertions	485
Concurrent Assertions Overview	488
Boolean Expressions	490
Operand Types	492
Variables	493
Operators	493

Sequences	494
Declaring Sequences	500
Typed Formal Arguments in Sequence Declarations	503
Sequence Operations	505
Operator Precedence	505
Repetition in Sequences	505
Sampled Value Functions	511
AND Operation	516
Intersection (AND with Length Restriction)	520
OR Operation	522
First_match Operation	525
Conditions Over Sequences	528
Sequence Contained within Another Sequence	530
Detecting and Using End Point of a Sequence	531
Manipulating Data in a Sequence	533
Calling Subroutines on Match of a Sequence	541
System Functions	543
Declaring Properties	544
Typed Formal Arguments in Property Declarations	549
Implication	550
Property Examples	556
Recursive Properties	558
Finite-length Versus Infinite-length Behavior	565
Nondegeneracy	566
Multiclock Support	567
Multiclocked Sequences	568
Multiclocked Properties	569
Clock Flow	572
Examples	575
Detecting and Using End Point of a Sequence in Multiclock Context	577

Sequence Methods	579
Concurrent Assertions	581
Assert Statement	583
Assume Statement	584
Cover Statement	586
Using Concurrent Assertion Statements Outside of Procedural Code .	588
Embedding Concurrent Assertions in Procedural Code	589
Clock Resolution	593
Clock Resolution in Multiclocked Properties	598
Binding Properties to Scopes or Instances	603
Expect Statement	608
Clocking Blocks and Concurrent Assertions	611
VCS Extensions for SystemVerilog Assertions	612
18. Coverage	
Defining the Coverage Model: covergroup	617
Using covergroup in Classes	622
Defining Coverage Points	625
Specifying Bins for Transitions	630
State Bin Names as States in Transition Sequences	634
Revised SystemVerilog Syntax for Transition Bin Specifications	635
Automatic Bin Creation for Coverage Points	636
Wildcard Specification of Coverage Point Bins	637
Wildcard Support in binof Expressions	638
Wildcard Array Bins	642
Excluding Coverage Point Values	643
Specifying Illegal Coverage Point Values or Transitions	644

Effects of Guard Conditions in Ignore and Illegal Bins	645
Auto-Cross Bins Example	645
Bin Space Calculation.	645
Hit Counts for the Auto-Cross Bins and Ignore Bins	646
User-Defined Cross Bins Example.	646
Defining Cross Coverage	648
Example of User-Defined Cross Coverage and Select Expressions	652
Excluding Cross Products	654
Specifying Illegal Cross Products.	654
Specifying Coverage Options	655
Covergroup Type Options	660
Predefined Coverage Methods	663
Predefined Coverage System Tasks and Functions	664
Organization of option and type_option Members.	665
Coverage Computation	666
Coverpoint Coverage Computation	667
Cross Coverage Computation	669
Support for Reference Arguments in get_coverage()	669
get_inst_coverage() method.	670
get_coverage() method	670
Functional Coverage Methodology Using the SystemVerilog C/C++ Interface .	672
SystemVerilog Functional Coverage Flow	673
Covergroup Definition	674
SystemVerilog (Covergroup for C/C++): covg.sv	675
C Testbench: test.c.	676
Approach #1: Passing Arguments by Reference	676
Approach #2: Passing Arguments by Value	676
Compile Flow	677
Runtime	677

C/C++ Functional Coverage API Specification	677
---	-----

19. Hierarchy

Packages	682
Referencing Data in Packages	685
Search Order Rules	687
Compilation Units (\$unit Scope)	692
Module Declarations	693
Nested Modules	695
Extern Modules	697
Port Declarations	699
List of Port Expressions	702
Time Unit and Precision	703
Module Instances	705
Instantiation Using Positional Port Connections	707
Instantiation Using Named Port Connections	707
Instantiation Using Implicit .name Port Connections	708
Instantiation Using Implicit .* Port Connections	710
Port Connection Rules	712
Port Connection Rules for Variables	713
Port Connection Rules for Nets	714
Port Connection Rules for Interfaces	714
Compatible Port Types	714
Unpacked Array Ports and Arrays of Instances	715
Name Spaces	716
Hierarchical Names	719

20. Interfaces

Interface Syntax	723
Example Without Using Interfaces	726
Interface Example Using a Named Bundle	727
Interface Example Using a Generic Bundle	729
Ports in Interfaces	731
Modports	732
Example of Named Port Bundle	735
Example of Connecting Port Bundle	736
Example of Connecting Port Bundle to Generic Interface	737
Modport Expressions	739
Example Using a Generic Interface Modports	741
Clocking Blocks and Modports	742
Interfaces and Specify Blocks	744
Tasks and Functions in Interfaces	745
Example of Using Tasks in Interface	746
Example of Using Tasks in Modports	748
Example of Exporting Tasks and Functions	750
Example of Multiple Task Exports	752
Parameterized Interfaces	756
Virtual Interfaces	759
Virtual Interfaces and Clocking Blocks	762
Virtual Interfaces Modports and Clocking Blocks	763
Access to Interface Objects	766

21. Configuration Libraries

Libraries	770
-----------------	-----

22. System Tasks and System Functions

Type Name Function	771
Expression Size System Function	773
Range System Function	774
Shortreal Conversions	775
Array Querying System Functions	775
Assertion Severity System Tasks	779
Assertion Control System Tasks	780
Assertion System Functions	782
Random Number System Functions	783
Program Control	783
Coverage System Functions	784
Enhancements to Verilog System Tasks	784
\$readmemb and \$readmemh	789
Reading Packed Data	789
Reading 2-state Types	789
\$writememb and \$writememh	790
Writing Packed Data	790
Writing 2-state Types	790
Writing Addresses to Output File	791
File Format Considerations for Multidimensional Unpacked Arrays	791
System Task Arguments for Multidimensional Unpacked Arrays	793

23. Compiler Directives

'define macros	796
--------------------------	-----

`include	797
`begin_keywords and `end_keywords.....	798
IEEE Std 1800-2005 Reserved Keywords.....	798
24. Value Change Dump Data	
VCD Extensions	812
25. Deprecated Constructs	
Defparam Statements	815
Procedural Assign and Deassign Statements	817
26. SystemVerilog DPI	
Why Use the DPI?.....	820
C Layer Include File	821
DPI Examples	821
Using C and C++ Files	821
Supported Data Types.....	822
About Tasks and Functions	823
Using Imported Tasks and Functions	824
Using Pure Functions	826
Using Context Functions and Tasks	827
Using Exported Tasks and Functions	828
Exporting Time Consuming User-Defined Tasks	829
Passing Arguments	831
Data Type Mapping	832

Packed Array Data Type Mapping	834
Open Array Data Type Mapping	835
Ranges Mapping.....	835
Using Open Arrays	836
Using Open Array Querying Functions	836
Using Access Functions	836
Using Access Functions for Canonical Representation.....	837
DPI C++ Example	840
DPI Examples for Different Data Types.....	842
Memory Management.....	861
DPI Debugging	861
if Routines Not to Call in DPI.....	862
 27. SystemVerilog VPI Object Model	
Module (supersedes 26.6.1 of IEEE Std 1364).....	867
Interface	868
Modport	869
Interface Task and Function Declaration.....	869
Program.....	870
Instance.....	871
Instance Arrays (Supersedes 26.6.2 of IEEE Std 1364)	873
Scope (Supersedes 26.6.3 of IEEE Std 1364)	874
IIO Declaration (Supersedes 26.6.4 of IEEE Std 1364)	875
Ports (Supersedes 26.6.5 of IEEE Std 1364)	876

Reference Objects	878
Examples	880
Nets (Supersedes 26.6.6 of IEEE Std 1364)	884
Variables (Supersedes 26.6.7 and 26.6.8 of IEEE Std 1364)	890
Variable Select (Supersedes 26.6.8 of IEEE Std 1364) Variable Drivers and Loads (Supersedes 26.6.23 of IEEE Std 1364)	897
Typespec	899
Structures and Unions	902
Parameter (Supersedes 26.6.12 of IEEE Std 1364)	904
Class Definition	906
Class Variables and Class Objects	908
Constraint, Constraint Ordering, Distribution	911
Constraint Expression	912
Module Path, Path Term (Supersedes 26.6.15 of IEEE Std 1364)	913
Task and Function Declaration (Supersedes 26.6.18 of IEEE Std 1364)	914
Task and Function Call (Supersedes 26.6.19 of IEEE Std 1364)	916
Frames (Supersedes 26.6.20 of IEEE Std 1364)	919
Threads	920
Clocking Block	922
Assertion	923
Concurrent Assertions	924
Property Declaration	925
Property Specification	926

Sequence Declaration	927
Sequence Expression	928
Multiclock Sequence Expression.....	930
Simple Expressions (Supersedes 26.6.25 of IEEE Std 1364).....	931
Expressions (Supersedes 26.6.26 of IEEE Std 1364).....	932
Atomic Statement (Supersedes atomic stmt in IEEE Std 1364)	936
Event Statement (Supersedes event stmt in 26.6.27 of IEEE Std 1364).....	937
Process (Supersedes process in 26.6.27 of IEEE Std 1364)	937
Assignment (Supersedes 26.6.28 of IEEE Std 1364)	938
Event Control (S	939
upersedes 26.6.30 of IEEE Std 1364).....	
Waits (Supersedes wait in 26.6.32 of IEEE Std 1364)	940
If, if-else (Supersedes 26.6.35 of IEEE Std 1364).....	940
Case, Pattern (Supersedes 26.6.36 of IEEE Std 1364)	941
Expect	942
For (Supersedes 26.6.33 of IEEE Std 1364).....	942
Do-while, foreach	943
Alias Statement	944
Disables (Supersedes 26.6.38 of IEEE Std 1364).....	944
Attribute (Supersedes 26.6.42 of IEEE Std 1364)	945
Generates (Supersedes 26.6.44 of IEEE Std 1364)	946
 28. SystemVerilog Assertion API	
Static Information.....	949

Obtaining Assertion Handles	950
Obtaining Static Assertion Information	951
Dynamic Information	952
Placing Assertion System Callbacks	952
Placing Assertions Callbacks	953
Control Functions	957
Assertion System Control	958
Assertion Control	959

Appendix A. Formal Syntax

Source Text	966
Library Source Text	966
SystemVerilog Source Text	966
Module Parameters and Ports	968
Module Items	969
Configuration Source Text	970
Interface Items	971
Program Items	971
Class Items	972
Constraints	973
Package Items	974
Declarations	974
Declaration Types	974
Module Parameter Declarations	974
Port Declarations	975
Type Declarations	975
Declaration Data Types	976
Net and Variable Types	976
Strengths	977

Delays	977
Declaration Lists	978
Declaration Assignments	978
Declaration Ranges	979
Function Declarations	979
Task Declarations	980
Block Item Declarations	981
Interface Declarations	981
Assertion Declarations	982
Covergroup Declarations	984
Primitive Instances	986
Primitive Instantiation and Instances	986
Primitive Strengths	987
Primitive Terminals	987
Primitive Gate and Switch Types	987
Module, Interface and Generated Instantiation	988
Instantiation	988
Module Instantiation	988
Interface Instantiation	988
Program Instantiation	988
Generated Instantiation	989
UDP Declaration and Instantiation	989
UDP Declaration	989
UDP Ports	990
UDP Body	990
UDP Instantiation	991
Behavioral Statements	991
Continuous Assignment and Net Alias Statements	991

Procedural Blocks and Assignments	991
Parallel and Sequential Blocks	992
Statements	992
Timing Control Statements	993
Conditional Statements	994
case Statements	995
Patterns	995
Looping Statements	996
Subroutine Call Statements	996
Assertion Statements	996
Clocking Block	997
Randsequence	998
Specify Section	998
Specify Block Declaration	998
Specify Path Declarations	999
Specify Block Terminals	999
Specify Path Delays	1000
System Timing Checks	1001
System Timing Check Commands	1001
System Timing Check Command Arguments	1002
System Timing Check Event Definitions	1003
Expressions	1004
Concatenations	1004
Subroutine Calls	1004
Expressions	1005
Primaries	1007
Expression Left-side Values	1008
Operators	1008
Numbers	1009

Strings	1010
General	1010
Attributes	1010
Comments	1010
Identifiers	1010
White Space	1012
Footnotes (normative)	1012

Appendix B. [Keywords](#)

Appendix C. [Std Package](#)

Semaphore	1029
Mailbox	1030
Randomize	1030
Process	1031

Appendix D. [Linked Lists](#)

List Definitions	1033
List Declaration	1034
Declaring List Variables	1034
Declaring List Iterators	1035
Linked List Class Prototypes	1035
List_Iterator Class Prototype	1035
List Class Prototype	1036
List_Iterator Methods	1037
Next()	1037

Prev()	1037
Eq()	1037
Neq()	1038
Data()	1038
List Methods	1038
Size()	1038
Empty()	1039
Push_front()	1039
Push_back()	1039
Front()	1040
Back()	1040
Pop_front()	1040
Pop_back()	1040
Start()	1041
Finish()	1041
Insert()	1041
Insert_range()	1042
Erase()	1042
Erase_range()	1043
Set()	1043
Swap()	1044
Clear()	1044
Purge()	1044

Appendix E. Formal Semantics of Concurrent Assertions

Abstract Syntax	1050
Abstract Grammars	1050
Notations	1052

Derived Forms	1052
Derived Nonoverlapping Implication Operator	1053
Derived Consecutive Repetition Operators	1053
Derived Delay and Concatenation Operators.	1053
Derived Nonconsecutive Repetition Operators	1054
Other Derived Operators	1054
Semantics	1055
Rewrite Rules for Clocks.	1056
Tight Satisfaction without Local Variables.	1057
Satisfaction without Local Variables	1058
Neutral Satisfaction	1058
Weak and Strong Satisfaction by Finite Words	1060
Local Variable Flow.	1060
Tight Satisfaction with Local Variables	1063
Satisfaction with Local Variables.	1065
Neutral Satisfaction	1065
Weak and Strong Satisfaction by Finite Words	1066
Extended Expressions.	1066
Extended Booleans.	1067
Past.	1067
Recursive Properties	1068

Appendix F. DPI C Layer

Naming Conventions	1074
Portability.	1075
svdpi.h Include File	1075
Semantic Constraints	1076
Types of Formal Arguments	1077

Input Arguments	1078
Output Arguments	1078
Value Changes for output and inout Arguments	1078
Context and Noncontext Tasks and Functions	1079
Pure Functions	1080
Memory Management	1081
Data Types	1082
Limitations	1082
Duality of Types: SystemVerilog Types Versus C Types	1083
Data Representation	1083
Basic Types	1085
Normalized and Linearized Ranges	1086
Mapping Between SystemVerilog Ranges and C Ranges	1087
Canonical Representation of Packed Arrays	1088
Unpacked Aggregate Arguments	1089
Argument Passing Modes	1089
Overview	1090
Calling SystemVerilog Tasks and Functions from C	1090
Argument Passing by Value	1091
Argument Passing by Reference	1091
Allocating Actual Arguments for SystemVerilog Types	1092
Argument Passing by Handle—Open Arrays	1092
Input Arguments	1092
Inout and output Arguments	1093
Function Result	1093
String Arguments	1094
Context Tasks and Functions	1096
Overview of DPI and VPI Context	1097

Context of Imported and Export Tasks and Functions	1098
Working with DPI Context Tasks and Functions in C Code	1099
Example 1—Using DPI Context Functions	1103
Relationship between DPI and either VPI or PLI	1104
 Include Files	1105
Include File svdpi.h	1105
Scalars of Type bit and logic	1105
Canonical Representation of Packed Arrays	1106
Implementation-dependent Representation	1107
Example 2—Simple Packed Array Application	1107
Example 3—Application with Complex Mix of Types	1108
 Arrays	1110
Example 4—Using Packed 2-state Arguments	1110
Multidimensional Arrays	1111
Example 5—Using Packed struct and union Arguments	1111
Direct Access to Unpacked Arrays	1112
Utility Functions for Working with the Canonical Representation	1113
 Open Arrays	1114
Actual Ranges	1115
Array Querying Functions	1116
Access Functions	1117
Access to Actual Representation	1118
Access to Elements via Canonical Representation	1119
Access to Scalar Elements (bit and logic)	1120
Access to Array Elements of Other Types	1122
Example 6—Two-dimensional Open Array	1122
Example 7—Open Array	1123
Example 8—Access to Packed Arrays	1124

Appendix G [Include File svdpi.h](#)

Appendix H. sv_vpi_user.h

Appendix I. Glossary

Appendix J. Bibliography

1

IEEE Standard for SystemVerilog

This standard specifies extensions for a higher level of abstraction for modeling and verification with the Verilog® hardware description language (HDL). These additions extend Verilog into the systems space and the verification space. SystemVerilog is built on top of IEEE Std 1364™¹ for the Verilog HDL. This standard includes design specification methods, embedded assertions language, testbench language including coverage and assertions application programming interface (API), and a direct programming interface (DPI).

Throughout this standard, the following terms apply:

- Verilog refers to IEEE Std 1364 for the Verilog HDL.
- Verilog-2001 refers to IEEE Std 1364-2001² for the Verilog HDL.

1. Information on references can be found in “[Normative References](#)” .
2. The numbers in brackets correspond to the numbers in the bibliography in “[Bibliography](#)” .

- Verilog-1995 refers to IEEE Std 1364-1995 for the Verilog HDL.
 - SystemVerilog refers to the extensions to the Verilog standard (IEEE Std 1364) as defined in this standard.
-

Purpose

SystemVerilog is built on top of IEEE Std 1364. SystemVerilog improves the productivity, readability, and reusability of Verilog-based code. The language enhancements in SystemVerilog provide more concise hardware descriptions, while still providing an easy route with existing tools into current hardware implementation flows. The enhancements also provide extensive support for directed and constrained-random testbench development, coverage-driven verification, and assertion-based verification.

SystemVerilog adds extended and new constructs to Verilog, including the following:

- Extensions to data types for better encapsulation and compactness of code and for tighter specification
 - C data types: `int`, `typedef`, `struct`, `union`, `enum`
 - Other data types: bounded queues, logic (0, 1, x, z) and bit (0, 1), tagged unions for safety
 - Dynamic data types: string, classes, dynamic queues, dynamic arrays, associative arrays including automatic memory management freeing users from deallocation issues
 - Dynamic casting and bit-stream casting
 - Automatic/static specification on a per-variable-instance basis

- Extended operators for concise description
 - Wild equality and inequality
 - Built-in methods to extend the language
 - Operator overloading
 - Streaming operators
 - Set membership
- Extended procedural statements
 - Pattern matching on selection statements for use with tagged unions
 - Enhanced loop statements plus the `foreach` statement
 - C-like jump statements: `return`, `break`, `continue`
 - `final` blocks that execute at the end of simulation (inverse of `initial`)
 - Extended event control and sequence events
- Enhanced process control
 - Extensions to `always` blocks to include synthesis consistent simulation semantics
 - Extensions to `fork...join` to model pipelines and for enhanced process control
 - Fine-grain process control
- Enhanced tasks and functions
 - C-like void functions
 - Pass by reference

- Default arguments
- Argument binding by name
- Optional arguments
- Import/export functions for DPI
- Classes: object-oriented mechanism that provides abstraction, encapsulation, and safe pointer capabilities
- Automated testbench support with random constraints
- Interprocess communication synchronization
 - Semaphores
 - Mailboxes
 - Event extensions, event variables, and event sequencing
- Clarification and extension of the scheduling semantics
- Cycle-based functionality: clocking blocks and cycle-based attributes that help reduce development, ease maintainability, and promote reusability
 - Cycle-based signal drives and samples
 - Synchronous samples
 - Race-free program context
- Assertion mechanism for verifying design intent and functional coverage intent
 - Property and sequence declarations
 - Assertions and coverage statements with action blocks
- Extended hierarchy support

- Packages for declaration encapsulation with import for controlled access
- Compilation-unit scope nested modules and extern modules for separate compilation support
- Extension of port declarations to support interfaces, events, and variables
- \$root to provide unambiguous access using hierarchical references
- Interfaces to encapsulate communication and facilitate communication-oriented design
- Functional coverage
- DPI for clean, efficient interoperation with other languages (C provided)
- Assertion API
- Coverage API
- Data read API
- Verilog procedural interface (VPI) extensions for SystemVerilog constructs
- Concurrent assertion formal semantics

Conventions used in this Standard

This standard is organized into clauses, each of which focuses on a specific area of the language. There are subclauses within each clause to discuss individual constructs and concepts. The discussion

begins with an introduction and an optional rationale for the construct or the concept, followed by syntax and semantic descriptions, followed by examples and notes.

The terminology conventions used throughout this standard are as follows:

- The word **shall** is used to indicate mandatory requirements strictly to be followed in order to conform to the standard and from which no deviation is permitted (**shall equals is required to**).
- The word **should** is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (**should equals is recommended that**).
- The word **may** is used to indicate a course of action permissible within the limits of the standard (**may equals is permitted to**).
- The word **can** is used for statements of possibility and capability, whether material, physical, or causal (**can equals is able to**).

Syntactic Description

The main text uses the following conventions:

- Italicized font when a term is being defined
- Constant-width font for examples, file names, and references to constants, especially 0, 1, x, and z values

- Boldface constant-width font for Verilog and SystemVerilog keywords, when referring to the actual keyword

The formal syntax of SystemVerilog is described using Backus-Naur Form (BNF). The following conventions are used:

- Lowercase words, some containing embedded underscores, denote syntactic categories. For example:

```
module_declaration
```

- Boldface-red characters denote reserved keywords, operators, and punctuation marks as a required part of the syntax. For example:

```
module    => ;
```

- A vertical bar (|) separates alternative items, unless it appears in boldface-red, in which case it stands for itself. For example:

```
unary_operator ::=  
+ | - | ! | ~ | & | ~& | || | ~| | ^ | ~^ | ^~
```

- Square brackets ([]) enclose optional items. For example:

```
input_declaration ::= input [ range ] list_of_variables ;
```

- Braces ({ }) enclose a repeated item, unless it appears in boldface-red, in which case it stands for itself. The item may appear zero or more times; the repetitions occur from left to right as with an equivalent left-recursive rule. Thus, the following two rules are equivalent:

```
list_of_param_assignments ::= param_assignment { ,  
param_assignment }  
list_of_param_assignments ::=  
param_assignment
```

```
| list_of_param_assignment , param_assignment
```

- If the name of any category starts with an italicized part, it is equivalent to the category name without the italicized part. The italicized part is intended to convey some semantic information. For example, “msb_index” and “lsb_index” are equivalent to “index.”

Use of Color in this Standard

This standard uses a minimal amount of color to enhance readability. The coloring is not essential and does not affect the accuracy of this standard when viewed in pure black and white. The places where color is used are the following:

- Cross references that are hyperlinked to other portions of this standard are shown in **blue text** (hyperlinking works when this standard is viewed interactively as a PDF file).
- Syntactic keywords and tokens in the formal language definitions are shown in **boldface-red text**.
- Some figures use a minimal amount of color to enhance readability.

Contents of this Standard

A synopsis of the clauses and annexes is presented as a quick reference. There are 31 clauses and 11 annexes. All clauses, as well as “[Formal Syntax](#)” on page [965](#) through “[sv_vpi_user.h](#)” on page

[1151](#), are normative parts of this standard. “[Glossary](#)” on page 1167 and “[Bibliography](#)” on page 1173 are included for informative purposes only.

[IEEE Standard for SystemVerilog](#) describes the contents of this standard and the conventions used in this standard.

[Normative References](#) lists references to other standards that are required in order to implement this standard.

[Literal Values](#) describes the lexical tokens used in SystemVerilog source text and their conventions. It describes how to specify and interpret the lexical tokens.

[Data Types](#) describes enhancements to Verilog data objects and data types, including new variable data objects and types, net data type extensions, string types, enumerated types, user-defined types, structures, and unions.

[Arrays](#) describes SystemVerilog arrays, including packed and unpacked arrays, dynamic arrays, associative arrays, queues, and various array methods.

[Data Declarations](#) describes declaring net, variable and constant data, enhanced rules on writing to variables, signal aliasing, and type compatibility.

[Classes](#) describes the object-oriented programming capabilities in SystemVerilog. Topics include defining classes, dynamically constructing objects, inheritance and subclasses, data hiding and encapsulation, polymorphism, and parameterized classes.

[Operators and Expressions](#) describes new operators, rules on operations with SystemVerilog data types, operations on arrays, operator methods, and operator overloading.

[Scheduling Semantics](#) describes SystemVerilog enhanced simulation scheduling semantics.

[Procedural Statements and Control Flow](#) describes enhancements to Verilog decision statements and looping constructs, new procedural statements, final blocks, statement and block labels, enhanced event types and event control.

[Processes](#) describes specialized procedural blocks for modeling combinational logic, latched logic, and sequential logic; enhancements to Verilog continuous assignments; and process control.

[Tasks and Functions](#) describes numerous enhancements to Verilog tasks and functions, plus the syntax for importing functions from a foreign language and exporting tasks and functions to a foreign language.

[Random Constraints](#) describes generating random numbers, constraining random number generation, dynamically changing constraints, and seeding random number generators (RNGs) and randomized case statement execution.

[Interprocess Synchronization and Communication](#) describes built-in semaphore and mailbox classes and describes enhanced Verilog event type and operators.

[Clocking Blocks](#) defines clocking blocks, input and output skews, cycle delays, and default clocking.

[Program Block](#) describes the testbench program construct, the elimination of testbench race conditions, and program control tasks.

[Assertions](#) describes immediate assertions, concurrent assertions, properties, sequences, sequence operations, multiclock sequences, clock resolution, and assertion binding.

[Coverage](#) describes coverage groups, coverage points, cross coverage, coverage options, and coverage methods.

[Hierarchy](#) describes packages, compilation units (\$unit), top-level instance (\$root), nested modules, extern modules, enhanced port declarations, time unit and precision, port connection rules, and name spaces.

[Interfaces](#) describes interface syntax, interface ports, modports, interface tasks and functions, parameterized interfaces, virtual interfaces, and accessing objects within interfaces.

[Configuration Libraries](#) describes enhancements to Verilog configurations.

[System Tasks and System Functions](#) describes several extensions to Verilog system tasks and system functions, including a \$typename function, \$bits size function, range function, array querying functions, assertion control tasks, random number functions, program control tasks, coverage functions, and enhancements to Verilog system tasks and system functions.

[Compiler Directives](#) describes extensions to the Verilog ‘define and ‘include directives, and a new directives for controlling keywords compatibility.

[Value Change Dump Data](#) describes extensions to the value change dump (VCD) file to support SystemVerilog data objects and data types.

[Deprecated Constructs](#) covers the possible deprecation of the Verilog defparam statement and the Verilog procedural assign/deassign statements.

[SystemVerilog DPI](#) describes SystemVerilog's direct interface to foreign languages.

[SystemVerilog VPI Object Model](#) describes enhancements to the VPI object diagrams to support SystemVerilog constructs.

[SystemVerilog Assertion API](#) describes the assertion API in SystemVerilog.

[Formal Syntax](#) defines the formal syntax of SystemVerilog, using BNF.

[Keywords](#) lists the SystemVerilog keywords.

[Std Package](#) describes the system type definitions for mailbox, semaphore, randomize, and process.

[Linked Lists](#) defines a List package that implements a list data-structure, analogous to the standard template library (STL).

[Formal Semantics of Concurrent Assertions](#) describes a formal semantics for SystemVerilog concurrent assertions.

[sv_vpi_user.h](#) provides a listing of the contents of the sv_vpi_user.h file, which extends the Verilog vpi_user.h include file.

[Glossary](#) defines terms that are used in this standard.

[Bibliography](#) lists reference documents that are related to this standard.

Examples

Several small SystemVerilog code examples are shown throughout this standard. These examples are informative. They are intended to illustrate the usage of SystemVerilog constructs in a simple context and do not define the full syntax.

Prerequisites

This standard presupposes a working knowledge of the Verilog HDL and the Verilog programming language interface (PLI). Some clauses of this standard presuppose a working knowledge of the C programming language.

2

Normative References

The following referenced documents are indispensable for the application of this standard. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments or corrigenda) applies.

IEEE Std 1364™, IEEE Standard for Verilog Hardware Description Language.^{3, 4, 5}
IEEE Std 754™, IEEE Standard for Binary Floating-Point Arithmetic.

3. IEEE publications are available from the Institute of Electrical and Electronics Engineers, 445 Hoes Lane, Piscataway, NJ 08854, USA (<http://standards.ieee.org/>).
4. This IEEE standards project was not approved by the IEEE-SA Standards Board at the time this publication went to press. For information about obtaining a draft, contact the IEEE.
5. The IEEE standards or products referred to in this clause are trademarks of the Institute of Electrical and Electronics Engineers, Inc.

3

Literal Values

The lexical conventions for SystemVerilog literal values are extensions of those for Verilog. SystemVerilog adds literal time values, literal array values, literal structures, and enhancements to literal strings.⁶

Literal Value Syntax

```
time_literal ::=                                //See "Primaries" on page 1007
    unsigned_number time_unit
    | fixed_point_number time_unit
time_unit ::= s | ms | us | ns | ps | fs | step
number ::=                                       //See "Numbers" on page 1009
    integral_number
    | real_number
integral_number ::=
```

6. Notes in text, tables, and figures are given for information only and do not contain requirements needed to implement this standard.

```

decimal_number
| octal_number
| binary_number
| hex_number

decimal_number ::=

    unsigned_number
    | [ size ] decimal_base unsigned_number
    | [ size ] decimal_base x_digit { _ }
    | [ size ] decimal_base z_digit { _ }

binary_number ::= [ size ] binary_base binary_value
octal_number ::= [ size ] octal_base octal_value
hex_number ::= [ size ] hex_base hex_value
sign ::= + | -
size ::= non_zero_unsigned_number
non_zero_unsigned_number1 ::= non_zero_decimal_digit { _ | decimal_digit }
real_number1 ::=

    fixed_point_number
    | unsigned_number [ . unsigned_number ] exp [ sign ] unsigned_number
fixed_point_number1 ::= unsigned_number . unsigned_number
exp ::= e | E
unsigned_number1 ::= decimal_digit { _ | decimal_digit }
string_literal ::= " { Any_ASCII_Characters } "
//See "Strings" on page 1010

```

Figure 3-1 Literal values (excerpt from “Formal Syntax” on page 965)

Integer and Logic Literals

Literal integer and logic values can be sized or unsized, and they follow the same rules for signedness, truncation, and left-extending as Verilog.

SystemVerilog adds the ability to specify unsized literal single-bit values with a preceding apostrophe ('), but without the base specifier. All bits of the unsized value are set to the value of the specified bit. In a self-determined context, these literals have a width of 1 bit, and the value is treated as unsigned.

```
'0, '1, 'X, 'x, 'Z, 'z // sets all bits to this value
```

Real Literals

The default type is **real** for fixed-point format (e.g., 1.2), and exponent format (e.g., 2.0e10).

Time Literals

Time is written in integer or fixed-point format, followed without a space by a time unit (**fs ps ns us ms s step**). For example:

```
0.1ns  
40ps
```

The time literal is interpreted as a **realtime** value scaled to the current time unit and rounded to the current time precision.

Note:

While s, ms, ns, ps, and fs are the usual SI unit symbols for second, millisecond, nanosecond, picosecond, and femtosecond, due to lack of the Greek letter μ (mu) in coding character sets, ‘us’ represents the SI unit symbol for microsecond, properly μs.

String Literals

A string literal is enclosed in quotes and has its own data type. Nonprinting and other special characters are preceded with a backslash.

A string literal must be contained in a single line unless the new line is immediately preceded by a \ (back slash). In this case, the back slash and the new line are ignored. There is no predefined limit to the length of a string literal.

A string literal can be assigned to an integral type, as in Verilog. If the size differs, it is right justified.

```
byte c1 = "A" ; bit [7:0] d = "\n" ;
bit [0:11] [7:0] c2 = "hello world\n" ;
```

A string literal can be assigned to an unpacked array of bytes. If the size differs, it is left justified.

```
byte c3 [0:12] = "hello world\n" ;
```

Packed and unpacked arrays are discussed in “[Arrays](#) on page 105. The difference between string literals and array literals is discussed in “[Array Literals](#)” on page 57.

String literals can also be cast to a packed or unpacked array, which shall follow the same rules as assigning a literal string to a packed or unpacked array. Casting is discussed in “[Casting](#)” on page 97.

SystemVerilog also includes a `string` data type to which a string literal can be assigned. Variables of type `string` have arbitrary length; they are dynamically resized to hold any string. String literals are packed arrays (of a width that is a multiple of 8 bits), and they are

implicitly converted to the `string` type when assigned to a `string` type or used in an expression involving `string` type operands (see “[String Data Type](#)” on page 69).

Array Literals

The array literals are syntactically similar to C initializers, but with the replicate operator (`{ { } }`) allowed.

```
int n[1:2][1:3] = {{0,1,2},{3{4}}};
```

The nesting of braces must follow the number of dimensions, unlike in C. However, replicate operators can be nested. The inner pair of braces in a replication is removed. A replication expression only operates within one dimension.

```
int n[1:2][1:6] = {{2{{3{4, 5}}}}}; // same as  
'{{4,5,4,5,4,5},{4,5,4,5,4,5}}
```

Array literals are array assignment patterns or pattern expressions with constant member expressions (see “[Array Assignment Patterns](#)” on page 228). An array literal must have a type, which may be either explicitly indicated with a prefix or implicitly indicated by an assignment-like context.

```
typedef int triple [1:3];  
$mydisplay(triple'{0,1,2});
```

Array literals can also use their index or type as a key and use a default key value (see “[Array Assignment Patterns](#)” on page 228).

```
triple b = {1:1, default:0}; // indexes 2 and 3 assigned 0
```

Structure Literals

Structure literals are structure assignment patterns or pattern expressions with constant member expressions (see “[Structure Assignment Patterns](#)” on page 230). A structure literal must have a type, which may be either explicitly indicated with a prefix or implicitly indicated by an assignment-like context.

```
typedef struct {int a; } ab;
ab c;
c = '{0, 0.0};      // structure literal type determined from
                  // the left-hand context (c)
```

Nested braces should reflect the structure. For example:

```
ab abarr[1:0] = '{'{1, 1.0}, '{2, 2.0}};
```

The C-like alternative '{1, 1.0, 2, 2.0} for the preceding example is not allowed.

Structure literals can also use member name and value or use data type and default value (see “[Structure Assignment Patterns](#)” on page 230):

```
c = '{a:0, b:0.0}; // member name and value for that member
c = '{default:0}; // all elements of structure c are set to 0
d = ab'{int:1};
// data type and default value for all members
// of that type
```

When an array of structures is initialized, the nested braces should reflect the array and the structure. For example:

```
ab abarr[1:0] = '{'{1, 1.0}, '{2, 2.0}};
```

Replicate operators can be used to set the values for the exact number of members. The inner pair of braces in a replication is removed.

```

struct {int X,Y,Z;} XYZ = '{3{1}};
typedef struct {int a,b[4];} ab_t;
int a,b,c;
ab_t v1[1:0] [2:0];
v1 = '{2{'{'3{a,'{2{b,c}}}}}}';

/* expands to '{'{'3{ 'a,{2{b,c}}}}}, 
'{3{{a,'{2{b,c}}}}}' */

/* expands to
'{ {'{'a,'{2{b,c}}}},'{a,'{2{b,c}}},'{a,'{2{b,c}}}, 
' {'{a,'{2{b,c}}}},'{a,'{2{b,c}}},'{a,'{2{b,c}}}' } } */

/* expands to
'{ {'{'a,'{b,c,b,c}}},'{a,'{b,c,b,c}},'{'a,'{b,c,b,c}}}, 
' {'{a,'{b,c,b,c}}},'{a,'{b,c,b,c}},'{'a,'{b,c,b,c}}}' } } */

```


4

Data Types

To provide for clear translation to and from C, SystemVerilog supports the C built-in types, with the meaning given by the implementation C compiler. However, to avoid the duplication of `int` and `long` without causing confusion, `int` is 32 bits and `longint` is 64 bits in SystemVerilog. The C float type is called `shortreal:1.0` in SystemVerilog so that it is not be confused with the Verilog `real` type.

Verilog has data objects that can take on values from a small number of predefined value systems: the set of 4-state logic values, vectors and arrays of logic values, and the set of floating point values. SystemVerilog extends Verilog by introducing some of the data types that conventional programming languages provide, such as enumerations and structures.

In extending the type system, SystemVerilog makes a distinction between an object and its data type. A data type is a set of values and a set of operations that can be performed on those values. Data types can be used to declare data objects or to define user-defined data types that are constructed from other data types.

The Verilog logic system is based on a set of four state values: 0, 1, X, and Z. Although this 4-state logic is fundamental to the language, it does not have a name. SystemVerilog has given this primitive data type a name, logic. This new name can be used to declare objects and to construct other data types from the 4-state data type.

The additional strength information associated with bits of a net is not considered part of the data type.

SystemVerilog adds `string`, `chandle`, and `class` data types and enhances the Verilog event type.

Verilog provides arbitrary fixed-length arithmetic using 4-state logic. The 4-state type can have bits at X or Z, however. Therefore, it may be less efficient than an array of bits because the operator evaluation must check for X and Z, and twice as much data must be stored. SystemVerilog adds a `bit` data type that can only have bits with 0 or 1 values. See “[2-state \(two-value\) and 4-state \(four-value\) Data Types](#)” on page 65 on 2-state data types.

User-defined types are introduced by `typedef` and must be defined before they are used. Data types can also be parameters to modules or interfaces, making them like class templates in object-oriented programming. One routine can be written to reverse the order of elements in any array. Such a routine is impossible in C and in Verilog.

Structures and unions are complicated in C because the tags have a separate name space. SystemVerilog follows the C syntax, but without the optional structure tags.

See also “[Arrays](#)” on page 105 on arrays.

Data Type Syntax

```
data_type ::= //See "Net and Variable Types" on page 976
    integer_vector_type [ signing ] { packed_dimension }
        | integer_atom_type [ signing ]
        | non_integer_type
        | struct_union [ packed [ signing ] ] { struct_union_member { struct_union_member } }
            { packed_dimension }13
        | enum [ enum_base_type ] { enum_name_declaration { , enum_name_declaration } }
        | string
        | chandle
        | virtual [ interface ] interface_identifier
        | [ class_scope | package_scope ] type_identifier { packed_dimension }
        | class_type
        | event
        | ps_covergroup_identifier
        | type_reference28
enum_base_type ::= 
    integer_atom_type [ signing ]
    | integer_vector_type [ signing ] [ packed_dimension ]
    | type_identifier [ packed_dimension ]24
enum_name_declaration ::= 
    enum_identifier [ [ integral_number [ : integral_number ] ] ] [= constant_expression ]
class_scope ::= class_type :: 
class_type ::= 
    ps_class_identifier [ parameter_value_assignment ]
        { :: class_identifier [ parameter_value_assignment ] }
integer_type ::= integer_vector_type | integer_atom_type
integer_atom_type ::= byte | shortint | int | longint | integer | time
integer_vector_type ::= bit | logic | reg
non_integer_type ::= shortreal | real | realtime
net_type ::= supply0 | supply1 | tri | triand | trior | trireg | tri0 | tri1 | uwire | wire | wand | wor
signing ::= signed | unsigned
```

```

simple_type ::= integer_type | non_integer_type | ps_type_identifier
struct_union_member26 ::= { attribute_instance } [random_qualifier] data_type_or_void list_of_variable_decl_assignments ;
data_type_or_void ::= data_type | void
struct_union ::= struct | union [ tagged ]
type_reference ::= type ( expression 27)
| type ( data_type )
variable_decl_assignment ::= //See "Declaration Assignments" on page 978
variable_identifier { variable_dimension } [ = expression ]
| dynamic_array_variable_identifier [ ] [ = dynamic_array_new ]
| class_variable_identifier [ = class_new ]
| [ covergroup_variable_identifier ] = new [ ( list_of_arguments ) ]16

```

Figure 4-1 Data types (excerpt from “Formal Syntax” on page 965)

Integer Data Types

SystemVerilog offers several `integer` data types, representing a hybrid of both Verilog and C data types, as shown in [Table 4-1](#).

Table 4-1 Integer data types

<code>shortint</code>	2-state SystemVerilog data type, 16-bit signed integer
<code>int</code>	2-state SystemVerilog data type, 32-bit signed integer
<code>longint</code>	2-state SystemVerilog data type, 64-bit signed integer
<code>byte</code>	2-state SystemVerilog data type, 8-bit signed integer or ASCII character
<code>bit</code>	2-state SystemVerilog data type, user-defined vector size
<code>logic</code>	4-state SystemVerilog data type, user-defined vector size
<code>reg</code>	4-state Verilog data type, user-defined vector size
<code>integer</code>	4-state Verilog data type, 32-bit signed integer
<code>time</code>	4-state Verilog data type, 64-bit unsigned integer

Integral Types

The term integral is used throughout this standard to refer to the data types that can represent a single basic `integer` data type, packed array, packed struct, packed union, enum, or time.

The term simple bit vector type is used throughout this standard to refer to the data types that can directly represent a one-dimensional packed array of bits. The packed vector types of Verilog are simple bit vector types, as are the integral types with predefined widths, such as `byte`. The SystemVerilog packed structure types and multidimensional packed array types are not simple bit vector types, but each is equivalent (see “[Equivalent Types](#)” on page 165) to some simple bit vector type, to and from which it can be easily converted.

2-state (two-value) and 4-state (four-value) Data Types

Types that can have unknown and high-impedance values are called 4-state types. These are `logic`, `reg`, `integer`, and `time`. The other types do not have unknown values and are called 2-state types, for example, `bit` and `int`.

The difference between `int` and `integer` is that `int` is a 2-state type and `integer` is a 4-state type. The 4-state values have additional bits that encode the X and Z states. The 2-state data types can simulate faster, take less memory, and are preferred in some design styles.

The Verilog keyword `reg` does not always accurately describe user intent. SystemVerilog adds the keyword `logic` as a more descriptive term. The keywords `logic` and `reg` are equivalent types (see “[Equivalent Types](#)” on page 165 for details on type equivalence).

Automatic type conversions from a smaller number of bits to a larger number of bits involve zero extensions if unsigned or sign extensions if signed. Automatic type conversions from a larger number of bits to a smaller number of bits involve truncations of the most significant bits (MSBs). When a 4-state value is automatically converted to a 2-state value, any unknown or high-impedance bits shall be converted to zeros.

Signed and Unsigned Data Types

Integer types use integer arithmetic and can be signed or unsigned. This affects the meaning of certain operators such as '<', etc.

```
int unsigned ui;  
int signed si;
```

The data types byte, shortint, int, integer, and longint default to signed. The data types bit, reg, and logic default to unsigned, as do arrays of these types.

The signed keyword in the preceding example is part of Verilog. The unsigned keyword is a reserved keyword in Verilog, but is not utilized.

See also “[Operators and Expressions](#)” on page 211 on operators and expressions.

Real and shortreal Data Types

The `real`⁷ data type is from Verilog and is the same as a C double.
The `shortreal` data type is a SystemVerilog data type and is the same as a C float.

Void Data Type

The `void` data type represents nonexistent data. This type can be specified as the return type of functions to indicate no return value. This type can also be used for members of tagged unions (see “[Structures and Unions](#)” on page 90).

Chandle Data Type

The `chandle` data type represents storage for pointers passed using the DPI (see “[SystemVerilog DPI](#)” on page 819). The size of a value of this data type is platform dependent, but shall be at least large enough to hold a pointer on the machine in which the tool is running.

The syntax to declare a handle is as follows:

```
chandle variable_name ;
```

7. The `real` and `shortreal` types are represented as described by IEEE Std 754.

where *variable_name* is a valid identifier. Chandles shall always be initialized to the value `null`, which has a value of 0 on the C side. Chandles are very restricted in their usage, with the only legal uses being as follows:

- Only the following operators are valid on `chandle` variables:
 - Equality (`==`), inequality (`!=`) with another `chandle` or with `null`
 - Case equality (`==≡`), case inequality (`!==≡`) with another `chandle` or with `null` (same semantics as `==` and `!=`)
- Chandles can be tested for a boolean value that shall be 0 if the `chandle` is `null` and 1 otherwise.
- Only the following assignments can be made to a `chandle`:
 - Assignment from another `chandle`
 - Assignment to `null`
- Chandles can be inserted into associative arrays (refer to “[Associative Arrays](#)” on page 119), but the relative ordering of any two entries in such an associative array can vary, even between successive runs of the same tool.
- Chandles can be used within a class.
- Chandles can be passed as arguments to functions or tasks.
- Chandles can be returned from functions.

The use of chandles is restricted as follows:

- Ports shall not have the `chandle` data type.
- Chandles shall not be assigned to variables of any other type.
- Chandles shall not be used as follows:

- In any expression other than as permitted in this subclause
- As ports
- In sensitivity lists or event expressions
- In continuous assignments
- In untagged unions
- In packed types

String Data Type

SystemVerilog includes a `string` data type, which is an ordered collection of characters. The length of a string variable is the number of characters in the collection. Variables of type `string` are dynamic as their length may vary during simulation. A single character of a string variable may be selected for reading or writing by indexing the variable. A single character of a string variable is of type `byte`. SystemVerilog also includes a number of special methods to work with strings.

Verilog supports string literals, but only at the lexical level. In Verilog, string literals behave like packed arrays of a width that is a multiple of 8 bits. A string literal assigned to a packed array of an integral variable of a different size is either truncated to the size of the variable or padded with zeroes to the left as necessary.

In SystemVerilog, string literals behave exactly the same as in Verilog. However, SystemVerilog also supports the `string` data type to which a string literal can be assigned. When using the `string` data type instead of an integral variable, strings can be of

arbitrary length and no truncation occurs. Literal strings are implicitly converted to the `string` type when assigned to a `string` type or used in an expression involving `string` type operands.

The indices of string variables shall be numbered from 0 to $N-1$ (where N is the length of the string) so that index 0 corresponds to the first (leftmost) character of the string and index $N-1$ corresponds to the last (rightmost) character of the string. The string variables can take on the special value "", which is the empty string. Indexing an empty string variable shall be an out-of-bounds access.

A string shall not contain the special character "\0". Assigning the value 0 to a string character shall be ignored.

The syntax to declare a `string` is as follows:

```
string variable_name [= initial_value];
```

where `variable_name` is a valid identifier and the optional `initial_value` can be a string literal or the value "" for an empty string.

For example:

```
string myName = "John Smith";
```

If an initial value is not specified in the declaration, the variable is initialized to "", the empty string. An empty string has zero length.

SystemVerilog provides a set of operators that can be used to manipulate combinations of string variables and string literals. The basic operators defined on the `string` data type are listed in [Table 4-2](#).

A string literal can be assigned to a `string` or an `integral` type. If their size differs, the literal is right justified and either truncated on the left or zero filled on the left, as necessary. For example:

```
byte c = "A";           // assign to c "A"
bit [10:0] a = "\x41"; // assigns to a 'b000_0100_0001
bit [1:4] [7:0] h = "hello" ;// assigns to h "hello"
```

A string or a string literal can be assigned directly to a string variable. Integral types can be assigned to a string variable, but require a cast. When casting an integral value to a string, the string variable shall grow or shrink to accommodate the integral value. If the size (in bits) of the integral value is not a multiple of 8, then the integral value is zero filled on the left.

A string literal assigned to a string variable is converted according to the following steps:

- All "\0" characters in the string literal are ignored (i.e., removed from the string).
- If the result of the first step is an empty string literal, the string is assigned the empty string.
- Otherwise, the string is assigned the remaining characters in the string literal.

Casting an integral value to a string variable proceeds in the following steps:

- If the size (in bits) of the integral value is not a multiple of 8, the integral value is left extended and filled with zeros until its bit size is a multiple of 8. The extended value is then treated the same as a string literal, where each successive 8 bits represent a character.
- The steps described above for string literal conversion are then applied to the extended value.

For example:

```
string s1 = "hello"; // sets s1 to "hello"
```

```

bit [11:0] b = 12'ha41;
string s2 = string'(b); // sets s2 to 16'h0a41

```

As a second example:

```

typedef reg [15:0] r_t;
r_t r;
integer i = 1;
string b = "";
string a = {"Hi", b};

r = r_t'(a);           // OK
b = string'(r);       // OK
b = "Hi";             // OK
b = {5{"Hi"} };       // OK
a = {i{"Hi"} };       // OK (non constant replication)
r = {i{"Hi"} };       // invalid (non constant replication)
a = {i{b}};            // OK
a = {a,b};             // OK
a = {"Hi",b};          // OK
r = {"H","", ""};      // yields "H\0". "" is converted to 8'b0
b = {"H","", ""};      // yields "H". "" is the empty string
a[0] = "h";             // OK, same as a[0] = "cough"
a[0] = b;               // invalid, requires a cast
a[1] = "\0";            // ignored, a is unchanged.

```

Table 4-2 String operators

Operator	Semantics
Str1 == Str2	<i>Equality.</i> Checks whether the two strings are equal. Result is 1 if they are equal and 0 if they are not. Both strings can be of type string , or one of them can be a string literal. If both operands are string literals, the operator is the same Verilog equality operator as for integer types.
Str1 != Str2	<i>Inequality.</i> Logical negation of ==
Str1 < Str2 Str1 <= Str2 Str1 > Str2 Str1 >= Str2	<i>Comparison.</i> Relational operators return 1 if the corresponding condition is true using the lexicographical ordering of the two strings Str1 and Str2. The comparison uses the compare string method. Both operands can be of type string , or one of them can be a string literal.

Table 4-2 String operators (Continued)

Operator	Semantics
{Str1,Str2,...,Strn}	<i>Concatenation.</i> Each operand can be of type string or a string literal (it shall be implicitly converted to type string). If at least one operand is of type string , then the expression evaluates to the concatenated string and is of type string . If all the operands are string literals, then the expression behaves like a Verilog concatenation of integral types; if the result is then used in an expression involving string types, it is implicitly converted to the string type.
{multiplier{Str}}	<i>Replication.</i> Str can be of type string or a string literal. Multiplier must be of integral type and can be nonconstant. If multiplier is nonconstant or Str is of type string , the result is a string containing N concatenated copies of Str, where N is specified by the multiplier. If Str is a literal and the multiplier is constant, the expression behaves like numeric replication in Verilog (if the result is used in another expression involving string types, it is implicitly converted to the string type).
Str[index]	<i>Indexing.</i> Returns a byte, the ASCII code at the given index. Indexes range from 0 to N-1, where N is the number of characters in the string. If given an index out of range, returns 0. Semantically equivalent to Str.getc(index), in “ getc() ” on page 74.
Str.method(...)	The dot (.) operator is used to invoke a specified method on strings.

SystemVerilog also includes a number of special methods to work with strings. These methods use the built-in method notation. These methods are described in “[len\(\)](#)” on page 73 through “[realtoa\(\)](#)” on page 77.

len()

```
function int len()
```

- `str.len()` returns the length of the string, i.e., the number of characters in the string (excluding any terminating character).
- If `str` is "", then `str.len()` returns 0.

putc()

```
task putc(int i, byte c)
```

- `str.putc(i, c)` replaces the *i*th character in `str` with the given integral value.
- `putc` does not change the size of `str`: If $i < 0$ or $i \geq str.len()$, then `str` is unchanged.
- if the second argument to `putc` is zero, the string is unaffected.

The `putc` method assignment `str.putc(j, x)` is semantically equivalent to `str[j] = x`.

getc()

```
function byte getc(int i)
```

- `str.getc(i)` returns the ASCII code of the *i*th character in `str`.
- If $i < 0$ or $i \geq str.len()$, then `str.getc(i)` returns 0.

The `getc` method assignment `x = str.getc(j)` is semantically equivalent to `x = str[j]`.

toupper()

```
function string toupper()
```

- `str.toupper()` returns a string with characters in `str` converted to uppercase.

- str is unchanged.

tolower()

```
function string tolower()
```

- str.tolower() returns a string with characters in str converted to lowercase.
- str is unchanged.

compare()

```
function int compare(string s)
```

- str.compare(s) compares str and s, as in the ANSI C strcmp function with regard to lexical ordering and return value.

See the relational string operators in “[String Data Type](#)” on page 69, [Table 4-2](#).

icompare()

```
function int icompare(string s)
```

- str.icompare(s) compares str and s, like the ANSI C strcmp function with regard to lexical ordering and return value, but the comparison is case insensitive.

substr()

```
function string substr(int i, int j)
```

- str.substr(i, j) returns a new string that is a substring formed by characters in position i through j of str.

- If $i < 0$, $j < i$, or $j \geq \text{str.len()}$, `substr()` returns " " (the empty string).

atoi(), atohex(), atooct(), atobin()

```
function integer atoi()
function integer atohex()
function integer atooct()
function integer atobin()
```

- `str.atoi()` returns the integer corresponding to the ASCII decimal representation in `str`. For example:

```
str = "123";
int i = str.atoi(); // assigns 123 to i.
```

The conversion scans all leading digits and underscore characters (`_`) and stops as soon as it encounters any other character or the end of the string. It returns zero if no digits were encountered. It does not parse the full syntax for integer literals (sign, size, tick, base).

- `atohex` interprets the string as hexadecimal.
- `atooct` interprets the string as octal.
- `atobin` interprets the string as binary.

atoreal()

```
function real atoreal()
```

- `str.atoreal()` returns the real number corresponding to the ASCII decimal representation in `str`.

The conversion parses Verilog syntax for real constants. The scan stops as soon as it encounters any character that does not conform to this syntax or the end of the string. It returns zero if no digits were encountered.

itoa()

```
task itoa(integer i)
```

- str.itoa(i) stores the ASCII decimal representation of i into str (inverse of atoi).

hextoa()

```
task hextoa(integer i)
```

- str.hextoa(i) stores the ASCII hexadecimal representation of i into str (inverse of atohex).

octtoa()

```
task octtoa(integer i)
```

- str.octtoa(i) stores the ASCII octal representation of i into str (inverse of atooct).

bintoa()

```
task bintoa(integer i)
```

- str.bintoa(i) stores the ASCII binary representation of i into str (inverse of atobin).

realtoa()

```
task realtoa(real r)
```

- str.realtoa(r) stores the ASCII real representation of r into str (inverse of atoreal).

Event Data Type

The event data type is an enhancement over Verilog named events. SystemVerilog events provide a handle to a synchronization object. As in Verilog, event variables can be explicitly triggered and waited for. Furthermore, SystemVerilog events have a persistent triggered state that lasts for the duration of the entire time step. In addition, an event variable can be assigned another event variable or the special value `null`. When assigned another event variable, both event variables refer to the same synchronization object. When assigned `null`, the association between the synchronization object and the event variable is broken. Events can be passed as arguments to tasks.

The syntax to declare an `event` is as follows:

```
event variable_name [= initial_value];
```

Where `variable_name` is a valid identifier, the optional `initial_value` can be another event variable or the special value `null`.

If an initial value is not specified, then the variable is initialized to a new synchronization object.

Examples:

```
event done; // declare a new event called done
event done_too = done; // declare done_too as alias to done
event empty = null;
// event variable with no synchronization object
```

Event operations and semantics are discussed in detail in “[Event](#)” on page 437.

User-defined Types

User defined types in SystemVerilog are the same as those in other programming languages. Using this, you can define your own data types. You can use a type before it is defined but it has to be first identified as a type by an empty typedef.

```
type_declaration ::= //See "Type Declarations" on page 975
    typedef data_type type_identifier { variable_dimension } ;
    |typedef interface_instance_identifier . type_identifier type_identifier ;
    |typedef [ enum | struct | union |class] type_identifier ;
```

Figure 4-2 User-defined types (excerpt from “Formal Syntax” on page 965)

The user can define a new type using typedef, as in C.

```
typedef int intP;
```

This can then be instantiated as follows:

```
intP a, b;
```

A type can be used before it is defined, provided it is first identified as a type by an empty typedef:

```
typedef foo;
foo f = 1;
typedef int foo;
```

An empty typedef shall not be allowed with enumeration values. Enumeration values must be defined before they are used.

User-defined type identifiers have the same scoping rules as data identifiers, except that hierarchical reference to type identifiers shall not be allowed. References to type identifiers defined within an interface through ports are allowed provided they are locally redefined before being used.

```
interface intf_i;
    typedef int data_t;
endinterface

module sub(intf_i p)
    typedef p.data_t my_data_t;
    my_data_t data;
    // type of 'data' will be int when connected to
    interface above
endmodule
```

User-defined type names must be used for complex data types in casting (see “[Casting](#)” on page 97, below), which only allows simple type names, and as type parameter values when unpacked array types are used.

Sometimes a user-defined type needs to be declared before the contents of the type have been defined. This is of use with user-defined types derived from enum, struct, union, and class. For an example, see “[Typedef Class](#)” on page 206. Support for this is provided by the following forms for typedef:

```
typedef enum type_identifier;
typedef struct type_identifier;
typedef union type_identifier;
typedef class type_identifier;
typedef type_identifier;
```

While an empty user-defined type declaration is useful for coupled definitions of classes as shown in “[Typedef Class](#)” on page 206, it cannot be used for coupled definitions of structures because structures are statically declared and there is no support for pointers to structures.

The last form shows that the type of the user-defined type does not have to be defined in the forward declaration.

The actual type definition of a forward `typedef` declaration shall be resolved within the same local scope or `generate` block. Importing a `typedef` from a package into a local scope can also resolve a type definition.

Enumerations

```
data_type ::=                                     // See "Net and Variable Types" on page 976
...
|enum [ enum_base_type ] { enum_name_declaration { , enum_name_declaration } }

enum_base_type ::= 
    integer_atom_type [ signing ]
    |integer_vector_type [ signing ] [ packed_dimension ]
    |type_identifier [ packed_dimension ]24

enum_name_declaration ::= 
    enum_identifier [ [ integral_number [ : integral_number ] ] ] [= constant_expression ]
```

Figure 4-3 Enumerated types (excerpt from “[Formal Syntax](#)” on page 965)

An enumerated type declares a set of integral named constants. Enumerated data types provide the capability to abstractly declare strongly typed variables without either a data type or data value(s) and later add the required data type and value(s) for designs that

require more definition. Enumerated data types also can be easily referenced or displayed using the enumerated names as opposed to the enumerated values.

In the absence of a data type declaration, the default data type shall be `int`. Any other data type used with enumerated types shall require an explicit data type declaration.

An enumerated type defines a set of named values. In the following example, `light1` and `light2` are defined to be variables of the anonymous (unnamed) enumerated `int` type that includes the three members: red, yellow, and green.

```
enum {red, yellow, green} light1, light2; // anonymous int type
```

An enumerated name with `x` or `z` assignments assigned to an `enum` with no explicit data type or an explicit 2-state declaration shall be a syntax error.

```
// Syntax error: IDLE=2'b00, XX=2'bx <ERROR>, S1=2'b01, S2=2'b10
enum {IDLE, XX='x, S1=2'b01, S2=2'b10} state, next;
```

An `enum` declaration of a 4-state type, such as `integer`, that includes one or more names with `x` or `z` assignments shall be permitted.

```
// Correct: IDLE=0, XX='x, S1=1, S2=2
enum integer {IDLE, XX='x, S1='b01, S2='b10} state, next;
```

An unassigned enumerated name that follows an `enum` name with `x` or `z` assignments shall be a syntax error.

```
// Syntax error: IDLE=2'b00, XX=2'bx, S1=??, S2=??
enum integer {IDLE, XX='x, S1, S2} state, next;
```

The values can be cast to integer types and increment from an initial value of 0. This can be overridden.

```
enum {bronze=3, silver, gold} medal; // silver=4, gold=5
```

The values can be set for some of the names and not set for other names. The optional value of an `enum` named constant is an elaboration time constant expression (see “[Constants](#)” on page 147) and can include references to parameters, local parameters, genvars, other `enum` named constants, and constant functions of these. Hierarchical names and `const` variables are not allowed. A name without a value is automatically assigned an increment of the value of the previous name. It shall be an error if incrementing the previous value causes an overflow within the significant digits of the enumerated type.

```
// c is automatically assigned the increment-value of 8
enum {a=3, b=7, c} alphabet;
```

If an automatically incremented value is assigned elsewhere in the same enumeration, this shall be a syntax error.

```
// Syntax error: c and d are both assigned 8
enum {a=0, b=7, c, d=8} alphabet;
```

If the first name is not assigned a value, it is given the initial value of 0.

```
// a=0, b=7, c=8
enum {a, b=7, c} alphabet;
```

Any enumeration encoding value that is outside the representable range of the `enum` shall be an error. If any of the `enum` members are defined with a different sized constant, this shall be a syntax error.

```
// Correct declaration - bronze and gold are unsized
enum bit [3:0] {bronze='h3, silver, gold='h5} medal4;
```

```
// Correct declaration - bronze and gold sizes are redundant
enum bit [3:0] {bronze=4'h3, silver, gold=4'h5} medal4;
```

```
// Error in the bronze and gold member declarations
enum bit [3:0] {bronze=5'h13, silver, gold=3'h5} medal4;
```

```
// Error in c declaration, requires at least 2 bits
enum bit [0:0] {a,b,c} alphabet;
```

Type checking of enumerated types used in assignments, as arguments, and with operators is covered in “[Type Checking](#)” on [page 86](#). Like C, there is no overloading of literals; therefore, `medal` and `medal4` cannot be defined in the same scope because they contain the same names.

Defining New Data Types as Enumerated Types

A type name can be given so that the same type can be used in many places.

```
typedef enum {NO, YES} boolean;
boolean myvar; // named type
```

Enumerated Type Ranges

A range of enumeration elements can be specified automatically, via the syntax shown in [Table 4-3](#).

Table 4-3 Enumeration element ranges

name	Associates the next consecutive number with name.
------	---

Table 4-3 Enumeration element ranges (Continued)

name = C	Associates the constant C to name.
name[N]	Generates N named constants in the sequence: name0, name1,..., nameN-1. N shall be a positive integral number.
name[N] = C	Optionally, a constant can be assigned to the generated named constants to associate that constant to the first generated named constant; subsequent generated named constants are associated consecutive values. N shall be a positive integral number.
name[N:M]	Creates a sequence of named constants starting with nameN and incrementing or decrementing until reaching named constant nameM. N and M shall be nonnegative integral numbers.
name[N:M] = C	Optionally, a constant can be assigned to the generated named constants to associate that constant to the first generated named constants; subsequent generated named constants are associated consecutive values. N and M shall be nonnegative integral numbers.

For example:

```
typedef enum { add=10, sub[5], jmp[6:8] } E1;
```

This example defines the enumerated type E1, which assigns the number 10 to the enumerated named constant add. It also creates the enumerated named constants sub0, sub1, sub2, sub3, and sub4 and assigns them the values 11...15, respectively. Finally, the example creates the enumerated named constants jmp6, jmp7, and jmp8 and assigns them the values 16 through 18, respectively.

```
enum { register[2] = 1, register[2:4] = 10 } vr;
```

The example above declares enumerated variable vr, which creates the enumerated named constants register0 and register1, which are assigned the values 1 and 2, respectively. Next, it creates the enumerated named constants register2, register3, and register4 and assigns them the values 10, 11, and 12.

Type Checking

SystemVerilog enumerated types are strongly typed; thus, a variable of type `enum` cannot be directly assigned a value that lies outside the enumeration set unless an explicit cast is used or unless the `enum` variable is a member of a `union`. This is a powerful type-checking aid that prevents users from accidentally assigning nonexistent values to variables of an enumerated type. The enumeration values can still be used as constants in expressions, and the results can be assigned to any variable of a compatible integral type.

Both the enumeration names and their integer values must be unique. The values can be set to any integral constant value or auto-incremented from an initial value of 0. It is an error to set two values to the same name or to set a value to the same auto-incremented value.

Enumerated variables are type-checked in assignments, arguments, and relational operators. Enumerated variables are auto-cast into integral values, but assignment of arbitrary expressions to an enumerated variable requires an explicit cast.

For example:

```
typedef enum { red, green, blue, yellow, white, black } Colors;
```

This operation assigns a unique number to each of the color identifiers and creates the new data type `Colors`. This type can then be used to create variables of that type.

```
Colors c;
c = green;                                // Invalid assignment
c = 1;                                     // OK. c is auto-cast to integer
if ( 1 == c )
```

In the example above, the value green is assigned to the variable c of type Colors. The second assignment is invalid because of the strict typing rules enforced by enumerated types.

Casting can be used to perform an assignment of a different data type, or an out-of-range value, to an enumerated type. Casting is discussed in “[Enumerated Types in Numerical Expressions](#)” on page 87, “[Casting](#)” on page 97, and “[\\$cast Dynamic Casting](#)” on page 99.

Enumerated Types in Numerical Expressions

Elements of enumerated type variables can be used in numerical expressions. The value used in the expression is the numerical value associated with the enumerated value. For example:

```
typedef enum { red, green, blue, yellow, white, black } Colors;  
  
Colors col;  
integer a, b;  
  
a = blue * 3;  
col = yellow;  
b = col + green;
```

From the previous declaration, blue has the numerical value 2. This example assigns a the value of 6 (2×3), and it assigns b a value of 4 ($3+1$).

An `enum` variable or identifier used as part of an expression is automatically cast to the base type of the `enum` declaration (either explicitly or using `int` as the default). A cast shall be required for an expression that is assigned to an `enum` variable where the type of the expression is not equivalent to the enumeration type of the variable.

Casting to an enum type shall cause a conversion of the expression to its base type without checking the validity of the value (unless a dynamic cast is used as described in “[\\$cast Dynamic Casting](#)” on page 99).

```
typedef enum {Red, Green, Blue} Colors;
typedef enum {Mo,Tu,We,Th,Fr,Sa,Su} Week;
Colors C;
Week W;
int I;

C = Colors'(C+1);
// C is converted to an integer, then added to one, then /
//converted back to a Colors type

C = C + 1; C++; C+=2; C = I;
// Illegal because they would all be assignments of
// expressions without a cast

C = Colors'(Su); // Legal; puts an out of range value into C

I = C + W; // Legal; C and W are automatically cast to int
```

SystemVerilog includes a set of specialized methods to enable iterating over the values of enumerated types.

first()

The prototype for the first() method is as follows:

```
function enum first();
```

The first() method returns the value of the first member of the enumeration.

last()

The prototype for the last() method is as follows:

```
function enum last();
```

The last() method returns the value of the last member of the enumeration.

next()

The prototype for the next() method is as follows:

```
function enum next( int unsigned N = 1 );
```

The next() method returns the Nth next enumeration value (default is the next one) starting from the current value of the given variable. A wrap to the start of the enumeration occurs when the end of the enumeration is reached. If the given value is not a member of the enumeration, the next() method returns the default initial value for the enumeration.

prev()

The prototype for the prev() method is as follows:

```
function enum prev( int unsigned N = 1 );
```

The prev() method returns the Nth previous enumeration value (default is the previous one) starting from the current value of the given variable. A wrap to the end of the enumeration occurs when the start of the enumeration is reached. If the given value is not a member of the enumeration, the prev() method returns the default initial value for the enumeration.

num()

The prototype for the num() method is as follows:

```
function int num();
```

The num() method returns the number of elements in the given enumeration.

name()

The prototype for the name() method is as follows:

```
function string name();
```

The name() method returns the string representation of the given enumeration value. If the given value is not a member of the enumeration, the name() method returns the empty string.

Using Enumerated Type Methods

The following code fragment shows how to display the name and value of all the members of an enumeration:

```
typedef enum { red, green, blue, yellow } Colors;
Colors c = c.first;
forever begin
    $display( "%s : %d\n", c.name, c );
    if( c == c.last ) break;
    c = c.next;
end
```

Structures and Unions

```
data_type ::= // See "Net and Variable Types" on page 976
...
|struct_union [packed] [signing] { struct_union_member { struct_union_member } }
{ packed_dimension }13
struct_union_member ::= { attribute_instance } [random_qualifier] data_type_or_void list_of_variable_decl_assignments;
data_type_or_void ::= data_type | void
struct_union ::= struct | union
```

Figure 4-4 Structures and unions (excerpt from “Formal Syntax” on page 965)

Structure and union declarations follow the C syntax, but without the optional structure tags before the ‘{’.

```
struct { bit [7:0] opcode; bit [23:0] addr; }IR;  
// anonymous structure defines variable IR  
IR.opcode = 1; // set field in IR.
```

Some additional examples of declaring structures and unions are as follows:

```
typedef struct {  
    bit [7:0] opcode;  
    bit [23:0] addr;  
} instruction; // named structure type  
instruction IR; // define variable  
  
typedef union { int i; } num; // named union type  
num n;  
n.f = 0.0; // set n in floating point format  
  
typedef struct {  
    bit isfloat;  
    union { int i; } n; // anonymous type  
} tagged_st; // named structure  
tagged_st a[9:0]; // array of structures
```

A structure can be assigned as a whole and passed to or from a function or task as a whole.

Members of a structure data type may be assigned individual default member values by using an initial assignment with the declaration of each member. The assigned expression must be a constant expression.

An example of initializing member of a structure type is as follows:

```
typedef struct {
```

```
    int addr = 1 + constant;
    int crc;
    byte data [4] = '{4'{1}};
} packet1;
```

The structure can then be instantiated.

```
packet1 p1; // initialization defined by the typedef.
             // p1.crc will use the default value for an int
```

If an explicit initial value expression is used with the declaration of a variable, the initial assignment expression within the structure data type shall be ignored. Subclause “[Structure Literals](#)” on page 58 discusses assigning initial values to a structure. For example:

```
packet1 pi = '{1,2,'{2,3,4,5}}; //suppresses the typedef initialization
```

Members of unpacked structures containing a union as well as members of packed structures shall not be assigned individual default member values.

The initial assignment expression within a data type shall be ignored when using a data type to declare a net (see “[Nets](#)” on page 153).

A packed structure is a mechanism for subdividing a vector into subfields that can be conveniently accessed as members. Consequently, a packed structure consists of bit fields, which are packed together in memory without gaps. An unpacked structure has an implementation-dependent packing, normally matching the C compiler. A packed structure differs from an unpacked structure in that, when a packed structure appears as a primary, it is treated as a single vector.

Like a packed array, a packed structure can be used as a whole with arithmetic and logical operators. The first member specified is the most significant and subsequent members follow in decreasing significance. The structures are declared using the `packed`

keyword, which can be followed by the `signed` or `unsigned` keyword, according to the desired arithmetic behavior. The default is `unsigned`:

```
struct packed signed {
    int a;
    shortint b;
    byte c;
    bit [7:0] d;
} pack1; // signed, 2-state

struct packed unsigned {
    time a;
    integer b;
    logic [31:0] c;
} pack2; // unsigned, 4-state
```

If all data types within a packed structure are 2-state, the structure as a whole is treated as a 2-state vector.

If any data type within a packed structure is 4-state, the structure as a whole is treated as a 4-state vector. If there are also 2-state members in the structure, there is an implicit conversion from 4-state to 2-state when reading those members and from 2-state to 4-state when writing them.

One or more bits of a packed structure can be selected as if it were a packed array, assuming an [n-1:0] numbering:

```
pack1 [15:8] // c
```

Noninteger data types, such as `real`, are not allowed in packed structures or unions. Neither are unpacked arrays.

A packed structure can be used with a `typedef`.

```
typedef struct packed { // default unsigned
    bit [3:0] GFC;
    bit [7:0] VPI;
```

```

    bit [11:0] VCI;
    bit CLP;
    bit [3:0] PT ;
    bit [7:0] HEC;
    bit [47:0] [7:0] Payload;
    bit [2:0] filler;
} s_atmcell;

```

A packed union shall contain members that must be packed structures, or packed arrays or integer data types all of the same size. This ensures that a union member that was written as another member can be read back. A packed union can also be used as a whole with arithmetic and logical operators, and its behavior is determined by the signed or unsigned keyword, the latter being the default. One or more bits of a packed union can be selected as if it were a packed array, assuming an [n-1:0] numbering.

If a packed union contains a 2-state member and a 4-state member, the entire union is 4-state. There is an implicit conversion from 4-state to 2-state when reading and from 2-state to 4-state when writing the 2-state member.

For example, a union can be accessible with different access widths:

```

typedef union packed { // default unsigned
    s_atmcell acell;
    bit [423:0] bit_slice;
    bit [52:0] [7:0] byte_slice;
} u_atmcell;

u_atmcell u1;
byte b; bit [3:0] nib;
b = u1.bit_slice[415:408]; // same as b = u1.byte_slice[51];
nib = u1.bit_slice [423:420]; // same as nib = u1.acell.GFC;

```

With packed unions, writing one member and reading another is independent of the byte ordering of the machine, unlike an unpacked union of unpacked structures, which are C-compatible and have members in ascending address order.

The signing of unpacked structures is not allowed. The following declaration would be considered illegal:

```
typedef struct signed {
    int f1 ;
    logic f2 ;
} sIllegalSignedUnpackedStructType; // illegal declaration
```

In addition to type safety, the use of member names as tags also makes code simpler and smaller than code that has to track unions with explicit tags.

Class

A class is a collection of data and a set of subroutines that operate on that data. The data in a class are referred to as *class properties*, and the subroutines of the class are called *methods*. The class properties and methods, taken together, define the contents and capabilities of a class instance or object.

```
class_declaration ::= //See "SystemVerilog Source Text" on page 966
    [ virtual ] class [ lifetime ] class_identifier [ parameter_port_list ]
        [ extends class_type [ ( list_of_arguments ) ] ];
        { class_item }
    endclass [ : class_identifier]
```

Figure 4-5 Classes (excerpt from “Formal Syntax” on page 965)

The object-oriented class extension allows objects to be created and destroyed dynamically. Class instances or objects can be passed around via object handles, which add a safe-pointer capability to the

language. An object can be declared as an argument with direction `input`, `output`, `inout`, or `ref`. In each case, the argument copied is the object handle, not the contents of the object.

A class is declared using the `class...endclass` keywords. For example:

```
class Packet;
    int address; // Properties are address, data, and crc
    bit [63:0] data;
    shortint crc;
    Packet next; // Handle to another Packet

    function new(); // Methods are send and new
    function bit send();
endclass : Packet
```

Any data type can be declared as a class member. Classes are discussed in more detail in “[Classes](#)” on page 175.

Singular and Aggregate Types

Data types are categorized as either singular or aggregate. A singular type shall be any data type except an unpacked structure, unpacked union, or unpacked array (see “[Arrays](#)” on page 105 on arrays). An aggregate type shall be any unpacked structure, unpacked union, or unpacked array data type. A singular variable or expression represents a single value, symbols, or handle. Aggregate expressions and variables represent a set or collection of singular values. Integral types are always singular even though they can be sliced into multiple singular values.

These categories are defined so that operators and functions can simply refer to these data types as a collective group. For example, some functions recursively descend into an aggregate variable until reaching a singular value and then perform an operation on each singular value.

Although a class, as described in “[Classes](#)” on page 175, is a type, there are no variables or expressions of class type directly, only class object handles that are singular. Therefore, classes need not be categorized in this manner (see “[Classes](#)” on page 175 on classes).

Casting

```
constant_cast ::= //See "Primaries" on page 1007
    casting_type ' ( constant_expression )
cast ::= //See "Net and Variable Types" on page 976
    casting_type ' ( expression )
casting_type ::= simple_type | constant_primary | signing
simple_type ::= integer_type | non_integer_type | ps_type_identifier | ps_parameter_identifier
```

Figure 4-6 Casting (excerpt from “[Formal Syntax](#)” on page 965)

A data type can be changed by using a cast (‘) operation. In a static cast, the expression to be cast shall be enclosed in parentheses that are prefixed with the casting type and an apostrophe. If the expression is assignment compatible with the casting type, then the cast shall return the value that a variable of the casting type would hold after being assigned the expression.

```
int' (2.0 * 3.0)
shortint' {{8'hFA,8'hCE}}
```

A positive decimal number as a data type means a number of bits to change the size.

`17' (x - 2)`

The signedness can also be changed.

`signed' (x)`

The expression inside the cast must be an integral value when changing the size or signing. When changing the size, the signing shall pass through unchanged and the result type shall be a one-dimensional packed array with a right bound of zero. When changing the signing, the type of the expression to be cast shall pass through unchanged, except for the signing.

When casting to a predefined type, the prefix of the cast must be the predefined type keyword. When casting to a user-defined type, the prefix of the cast must be the user-defined type identifier.

Structures can be converted to bits preserving the bit pattern. In other words, they can be converted back to the same value without any loss of information. When unpacked data are converted to the packed representation, the order of the data in the packed representation is such that the first field in the structure occupies the MSBs. The effect is the same as a concatenation of the data items (struct fields or array elements) in order. The type of the elements in an unpacked structure or array must be valid for a packed representation in order to be cast to any other type, whether packed or unpacked.

An explicit cast between packed types is not required because they are implicitly cast as integral values, but a cast can be used by tools to perform stronger type checking.

The following example demonstrates how the \$bits attribute is used to obtain the size of a structure in bits (the \$bits system function is discussed in “[Expression Size System Function](#)” on page 773), which facilitates conversion of the structure into a packed array:

```
typedef struct {
    bit isfloat;
    union { int i; } n; // anonymous type
} tagged_st; // named structure

typedef bit [$bits(tagged_st) - 1 : 0] tagbits;
// tagged_st defined above

tagged_st a [7:0]; // unpacked array of structures
tagbits t = tagbits'(a[3]);
// convert structure to array of bits
a[4] = tagged_st'(t);
// convert array of bits back to structure
```

Note that the `bit` data type loses X values. If these are to be preserved, the `logic` type should be used instead.

The size of a `union` in bits is the size of its largest member. The size of a `logic` in bits is 1.

For compatibility, the Verilog functions `$itor`, `$rtoi`, `$bitstoreal`, `$realtobits`, `$signed`, and `$unsigned` can also be used.

\$cast Dynamic Casting

SystemVerilog provides the `$cast` system task to assign values to variables that might not ordinarily be valid because of differing data type. `$cast` can be called as either a task or a function.

The syntax for \$cast is as follows:

```
function int $cast( singular dest_var, singular source_exp );
```

or

```
task $cast( singular dest_var, singular source_exp );
```

The *dest_var* is the variable to which the assignment is made.

The *source_exp* is the expression that is to be assigned to the destination variable.

Use of \$cast as either a task or a function determines how invalid assignments are handled.

When called as a task, \$cast attempts to assign the source expression to the destination variable. If the assignment is invalid, a run-time error occurs, and the destination variable is left unchanged.

When called as a function, \$cast attempts to assign the source expression to the destination variable and returns 1 if the cast is legal. If the cast fails, the function does not make the assignment and returns 0. When called as a function, no run-time error occurs, and the destination variable is left unchanged.

It is important to note that \$cast performs a run-time check. No type checking is done by the compiler, except to check that the destination variable and source expression are singulars.

For example:

```
typedef enum { red, green, blue, yellow, white, black }  
Colors;  
Colors col;  
$cast( col, 2 + 3 );
```

This example assigns the expression (5 => black) to the enumerated type. Without \$cast or the static compile-time cast described below in this subclause, this type of assignment is illegal.

The following example shows how to use the \$cast to check whether an assignment will succeed:

```
if ( ! $cast( col, 2 + 8 ) ) // 10: invalid cast
    $display( "Error in cast" );
```

Alternatively, the preceding examples can be cast using a static SystemVerilog cast operation. For example:

```
col = Colors'(2 + 3);
```

However, this is a compile-time cast, i.e, a coercion that always succeeds at runtime and does not provide for error checking or warn if the expression lies outside the enumeration values.

Allowing both types of casts gives full control to the user. If users know that it is safe to assign certain expressions to an enumerated variable, the faster static compile-time cast can be used. If users need to check if the expression lies within the enumeration values, it is not necessary to write a lengthy switch statement manually. The compiler automatically provides that functionality via the \$cast function. By allowing both types of casts, users can control the time/safety trade-offs.

Note :

\$cast is similar to the dynamic_cast function available in C++. However, \$cast allows users to check whether the operation will succeed, whereas dynamic_cast always raises a C++ exception.

Default Attribute Type

The default type of an attribute with no value is bit, with a value of 1. Otherwise, the attribute takes the type of the expression.

Note:

With Verilog, users can add named attributes (properties) to Verilog objects, such as modules, instances, and wires. Attributes can also be specified on the extended SystemVerilog constructs and are included as part of the BNF (see “[Formal Syntax](#)” on page 965). SystemVerilog also defines a default data type for attributes.

5

Arrays

An array is a collection of variables, all of the same type, and accessed using the same name plus one or more indices.

In C, arrays are indexed from 0 by integers or converted to pointers. Although the whole array can be initialized, each element must be read or written separately in procedural statements.

In Verilog, arrays are indexed from left-bound to right-bound. If they are vectors, they can be assigned as a single unit, but not if they are arrays. Verilog allows multiple dimensions.

In Verilog, all data types can be declared as arrays. The `reg` type, the `wire` type, and all other net types can also have a vector width declared. A dimension declared before the object name is referred to as the *vector width dimension*. The dimensions declared after the object name are referred to as the *array dimensions*.

```
reg [7:0] r1 [1:256]; // [7:0] is the vector width, [1:256]
```

```
//is the array size
```

SystemVerilog uses the term *packed array* to refer to the dimensions declared before the object name (what Verilog refers to as the vector width). The term *unpacked array* is used to refer to the dimensions declared after the object name.

```
bit [7:0] c1; // packed array  
real u [7:0]; // unpacked array
```

SystemVerilog enhances packed arrays by allowing multiple dimensions. SystemVerilog adds the ability to procedurally change the size of one of the dimensions of an unpacked array. Fixed-size unpacked arrays can be multi-dimensional and have fixed storage allocated for all the elements of the array. Each dimension of an unpacked array can be declared as having a fixed or unfixed size. A dynamic array allocates storage for elements at run time along with the option of changing the size of one of its dimensions. An associative array allocates storage for elements individually as they are written. Associative arrays can be indexed using arbitrary data types. A queue type of array grows or shrinks to accommodate the number of elements written to the array at run time.

Packed and Unpacked Arrays

A *packed array* is a mechanism for subdividing a vector into subfields that can be conveniently accessed as array elements. Consequently, a *packed array* is guaranteed to be represented as a contiguous set of bits. An *unpacked array* may or may not be so represented. A *packed array* differs from an *unpacked array* in that, when a *packed array* appears as a primary, it is treated as a single vector.

If a packed array is declared as signed, then the array viewed as a single vector shall be signed. The individual elements of the array are unless they are of a named type declared as signed. A part-select of a packed array shall be unsigned.

Packed arrays allow arbitrary length integer types; therefore, a 48-bit integer can be made up of 48 bits. These integers can then be used for 48-bit arithmetic. The maximum size of a packed array can be limited, but shall be at least 65 536 (2^{16}) bits.

Packed arrays can be made of only the single bit data types (bit, logic, reg) and recursively other packed arrays and packed structures.

Integer types with predefined widths cannot have packed array dimensions declared. These types are byte, shortint, int, longint, and integer. Although an integer type with a predefined width n is not a packed array, it matches (see “[Equivalent Types](#)” on page 155), and can be selected from as if it were, a packed array type with a single [n-1:0] dimension.

```
byte c2; // same as bit signed [7:0] c2;  
integer i1; // same as logic signed [31:0] i1;
```

Unpacked arrays can be made of any data type. Each dimension of an unpacked array can be declared as having a fixed or unfixed size. Fixed-size unpacked arrays can be multidimensional and have fixed storage allocated for all the elements of the array. If an unpacked array has one or more dynamic, associative, or queued dimensions, it is considered a variable-size array.

SystemVerilog accepts a single positive number, as an alternative to a range, to specify the size of an unpacked array, like C. In other words, [size] becomes the same as [0:size-1]. For example:

```
int Array[8][32] ; is the same as int  
Array[0:7][0:31] ;
```

The following operations can be performed on all arrays, packed or unpacked. The examples provided with these rules assume that A and B are arrays of the same shape and type.

- Reading and writing the array, e.g., A = B
- Reading and writing a slice of the array, e.g., A[i:j] = B[i:j]
- Reading and writing a variable slice of the array, e.g., A[x+:c] = B[y+:c]
- Reading and writing an element of the array, e.g., A[i] = B[i]
- Equality operations on the array or slice of the array, e.g., A==B, A[i:j] != B[i:j]

The following operations can be performed on packed arrays, but not on unpacked arrays. The examples provided with these rules assume that A is an array.

- Assignment from an integer, e.g., A = 8'b11111111;
- Treatment as an integer in an expression, e.g., (A + 3)

If an unpacked array is declared as signed, then this applies to the individual elements of the array because the whole array cannot be viewed as a single vector.

When assigning to an unpacked array, the source and target must be arrays with the same number of unpacked dimensions, and the length of each dimension must be the same. Assignment to an unpacked array is done by assigning each element of the source unpacked array to the corresponding element of the target unpacked array. The leftmost element of the source array corresponds to the

leftmost element of the target array. Each element of an unpacked array that is assigned to the corresponding element of another unpacked array can itself be a packed array.

For the purposes of assignment, a packed array is treated as a vector. Any vector expression can be assigned to any packed array. The packed array bounds of the target packed array do not affect the assignment. A packed array cannot be directly assigned to an unpacked array without an explicit cast.

Multiple Dimensions

Like Verilog memories, the dimensions preceding the identifier set the packed size. The dimensions following the identifier set the unpacked size.

```
bit [3:0] [7:0] joe [1:10]; // 10 entries of 4 bytes (packed  
into 32 bits)
```

can be used as follows:

```
joe[9] = joe[8] + 1; // 4 byte add  
joe[7][3:2] = joe[6][1:0]; // 2 byte copy
```

In a multidimensional declaration, the dimensions declared following the type and before the name ([3:0] [7:0] in the preceding declaration) vary more rapidly than the dimensions following the name ([1:10] in the preceding declaration). When referenced, the packed dimensions ([3:0], [7:0]) follow the unpacked dimensions ([1:10]).

In a list of dimensions, the rightmost one varies most rapidly, as in C. However, a packed dimension varies more rapidly than an unpacked one.

```
bit [1:10] foo1 [1:5];// 1 to 10 varies most rapidly;  
compatible with Verilog arrays  
bit foo2 [1:5] [1:10];// 1 to 10 varies most rapidly,  
compatible with C  
  
bit [1:5] [1:10] foo3;// 1 to 10 varies most rapidly  
  
bit [1:5] [1:6] foo4 [1:7] [1:8];// 1 to 6 varies most  
rapidly, followed by 1 to 5, then 1 to 8 and then 1 to 7
```

Multiple packed dimensions can also be defined in stages with **typedef**.

```
typedef bit [1:5] bsix;  
bsix [1:10] foo5; // 1 to 5 varies most rapidly
```

Multiple unpacked dimensions can also be defined in stages with **typedef**.

```
typedef bsix mem_type [0:3]; // array of four 'bsix'  
elements  
mem_type bar [0:7]; // array of eight 'mem_type' elements
```

When the array is used with a smaller number of dimensions, these have to be the slowest varying ones.

```
bit [9:0] foo6;  
foo6 = foo1[2]; // a 10-bit quantity.
```

As in Verilog, a comma-separated list of array declarations can be made. All arrays in the list shall have the same data type and the same packed array dimensions.

```
bit [7:0] [31:0] foo7 [1:5] [1:10], foo8 [0:255];  
// two arrays declared
```

If an index expression is out of the address bounds or if any bit in the address is X or Z, then the index shall be invalid. The result of reading from an array with an invalid index shall return the default uninitialized value for the array element type. Writing to an array with

an invalid index shall perform no operation. Implementations can generate a warning if an invalid index occurs for a read or write operation of an array.

Indexing and Slicing of Arrays

An expression can select part of a packed array, or any `integer` type, which is assumed to be numbered down to 0.

SystemVerilog uses the term *part-select* to refer to a selection of one or more contiguous bits of a single-dimension packed array. This is consistent with the usage of the term *part-select* in Verilog.

```
reg [63:0] data;
reg [7:0] byte2;
byte2 = data[23:16]; // an 8-bit part-select from data
```

SystemVerilog uses the term *slice* to refer to a selection of one or more contiguous elements of an array. Verilog only permits a single element of an array to be selected and does not have a term for this selection.

A single element of a packed or unpacked array can be selected using an indexed name.

```
bit [3:0] [7:0] j; // j is a packed array
byte k;
k = j[2]; // select a single 8-bit element from j
```

One or more contiguous elements can be selected using a slice name. A slice name of a packed array is a packed array. A slice name of an unpacked array is an unpacked array.

```
bit busA [7:0] [31:0] ; // unpacked array of 8 32-bit vectors
int busB [1:0]; // unpacked array of 2 integers
```

```
busB = busA[7:6]; // select a slice from busA
```

The size of the part-select or slice must be constant, but the position can be variable. The syntax of Verilog is used.

```
int i = bitvec[j +: k];// k must be constant.  
int a[x:y], b[y:z], e;  
a = {b[c -: d], e}; // d must be constant
```

Slices of an array can only apply to one dimension, but other dimensions can have single index values in an expression.

Array Querying Functions

SystemVerilog provides new system functions to return information about an array. These are **\$left**, **\$right**, **\$low**, **\$high**, **\$increment**, **\$size**, and **\$dimensions**. These functions are described in “[Array Querying System Functions](#)” on page 666.

Dynamic Arrays

A dynamic array is any dimension of an unpacked array whose size can be set or changed at run time. The space for a dynamic array does not exist until the array is explicitly created at run time.

The syntax to declare a dynamic array is as follows:

```
data_type array_name [] ;
```

where **data_type** is the data type of the array elements. Dynamic arrays support the equivalent types as fixed-size arrays.

For example:

```
bit [3:0] nibble[] // Dynamic array of 4-bit vectors  
integer mem[]; // Dynamic array of integers
```

The **new[]** operator is used to set or change the size of the array.

The **size()** built-in method returns the current size of the array.

The **delete()** built-in method clears all the elements yielding an empty array (zero size).

new[]

The built-in function **new** allocates the storage and initializes the newly allocated array elements either to their default initial value or to the values provided by the optional argument.

The prototype of the **new** function is as follows:

```
blocking_assignment ::= //See "Procedural Blocks and Assignments" on page 869  
| ...  
| hierarchical_dynamic_array_variable_identifier = dynamic_array_new  
| ...  
dynamic_array_new ::= //See "Declaration Assignments" on page 856  
| new [ expression ] [ ( expression ) ]
```

Figure 5-1 Declaration of dynamic array new (excerpt from “Formal Syntax” on page 843)

[expression]:

The number of elements in the array. Must be a non-negative integral expression.

(expression):

Optional. An array with which to initialize the new array. If it is not specified, the elements of the newly allocated array are initialized to their default value. This array identifier must be a dynamic array of a data type equivalent to the array on the left-hand side, but it need not have the same size. If the size of this array is less than the size of the new array, the extra elements shall be initialized to their default value. If the size of this array is greater than the size of the new array, the additional elements shall be ignored.

This argument is useful when growing or shrinking an existing array. In this situation, the value of (expression) is the same as the left-hand side; therefore, the previous values of the array elements are preserved. For example:

```
integer addr[];// Declare the dynamic array.  
addr = new[100];// Create a 100-element array.  
...  
// Double the array size, preserving previous values.  
addr = new[200](addr);
```

The **new** operator follows the SystemVerilog precedence rules. Because both the square brackets [] and the parenthesis () have the same precedence, the arguments to this operator are evaluated left to right: [expression] first, and (expression) second.

size()

The prototype for the `size()` method is as follows:

```
function int size();
```

The `size()` method returns the current size of a dynamic array or returns zero if the array has not been created.

```
int j = addr.size;  
addr = new[ addr.size() * 4 ] (addr);  
//quadruple addr array
```

The `size` dynamic array method is equivalent to `$size(addr, 1)` array query system function (see “[Array Querying System Functions](#)” on page 666).

delete()

The prototype for the `delete()` method is as follows:

```
function void delete();
```

The `delete()` method empties the array, resulting in a zero-sized array.

```
int ab [] = new[ N ];
// create a temporary array of size N use ab
ab.delete; // delete the array contents
$display( "%d", ab.size ); // prints 0
```

Array Assignment

Assigning to a fixed-size unpacked array requires that the source and the target both be arrays with the same number of unpacked dimensions, the length of each dimension be the same, and each element be of an equivalent type. The same requirements shall be in effect if either or both of the arrays are slices. Assignment is done by assigning each element of the source array to the corresponding element of the target array. Element correspondence is defined as leftmost to leftmost, rightmost to rightmost, irrespective of index values. For example, if array A is declared as `int A[7:0]` and array B is declared as `int B[1:8]`, the assignment `A = B;` will assign element B[1] to element A[7], and so on. Assigning fixed-size unpacked arrays of nonequivalent type to one another shall result in a compiler error. See “[Equivalent Types](#)” on page 155.

```

int A[10:1]; // fixed-size array of 10 elements
int B[0:9]; // fixed-size array of 10 elements
int C[24:1]; // fixed-size array of 24 elements

A = B; // ok. Compatible type and same size
A = C; // type check error: different sizes

```

An array of wires can be assigned to an array of variables, and vice versa, if they have the same number of unpacked dimensions, the same number of elements for each of those dimensions, and an equivalent type of elements. Assignment is done by assigning each element of the source array to the corresponding element of the target array.

```

wire [31:0] W [9:0];
assign W = A;
initial #10 B = W;

```

A dynamic array can be assigned to a fixed-size array of an equivalent type if the size of the dynamic array dimension is the same as the length of the fixed-size array dimension. Unlike assigning with a fixed-size array, this operation requires a run-time check that can result in an error, in which case no operation shall be performed.

```

int A[100:1]; // fixed-size array of 100 elements
int B[] = new[100]; // dynamic array of 100 elements
int C[] = new[8]; // dynamic array of 8 elements

A = B; // OK. Compatible type and same size
A = C; // type check error: different sizes

```

A dynamic array or a one-dimensional fixed-size array can be assigned to a dynamic array of a compatible type. In this case, the assignment creates a new dynamic array with a size equal to the length of the fixed-size array. For example:

```
int A[100:1]; // fixed-size array of 100 elements
```

```

int B[];           // empty dynamic array
int C[] = new[8]; // dynamic array of size 8

B = A;             // ok. B has 100 elements
B = C;             // ok. B has 8 elements

```

The last statement above is equivalent to:

```
B = new[ C.size ] (C);
```

Similarly, the source of an assignment can be a complex expression involving array slices or concatenations. For example:

```

string d[1:5] = '{ "a", "b", "c", "d", "e" } ;
string p[];
p = { d[1:3], "hello", d[4:5] };

```

The preceding example creates the dynamic array `p` with contents `"a", "b", "c", "hello", "d", "e"`.

Arrays as Arguments

Arrays can be passed as arguments to tasks or functions. The rules that govern array argument passing by value are the same as for array assignment (see “[Task and Function Argument Passing](#)” on [page 281](#)). When an array argument is passed by value, a copy of the array is passed to the called task or function. This is true for all array types: fixed-size, dynamic, or associative.

If one dimension of a formal is unsized (unsized dimensions can occur in dynamic arrays and in formal arguments of import DPI functions), then any size of the corresponding dimension of an actual is accepted.

For example, the declaration

```
task fun(int a[3:1] [3:1]);
```

declares task `fun` that takes one argument, a two-dimensional array with each dimension of size 3. A call to `fun` must pass a two-dimensional array and with the same dimension size 3 for all the dimensions. For example, given the above description for `fun`, consider the following actuals:

```
int b[3:1] [3:1]; // OK: same type, dimension, size  
  
int b[1:3] [0:2]; // OK: same type, dimension, & size //  
// (different ranges)  
  
reg b[3:1] [3:1]; // error: incompatible element type  
  
event b[3:1] [3:1]; // error: incompatible type  
  
int b[3:1];  
// error: incompatible number of dimensions  
  
int b[3:1] [4:1];  
// error: incompatible size (3 vs. 4)
```

A subroutine that accepts a one-dimensional fixed-size array can also be passed a dynamic array of a compatible type of the same size.

For example, the declaration

```
task bar( string arr[4:1] );
```

declares a task that accepts one argument, an array of 4 strings. This task can accept the following actual arguments:

```
string b[4:1]; // OK: same type and size  
string b[5:2]; // OK: same type and size (different range)  
string b[] = new[4]; // OK: same type and size, requires  
// run-time check
```

A subroutine that accepts a dynamic array can be passed a dynamic array of a compatible type or a one-dimensional fixed-size array of a compatible type.

For example, the declaration

```
task foo( string arr[] );
```

declares a task that accepts one argument, a dynamic array of strings. This task can accept any one-dimensional array of strings or any dynamic array of strings.

An import DPI function that accepts a one-dimensional array can be passed a dynamic array of a compatible type and of any size if formal is unsized and of the same size if formal is sized. However, a dynamic array cannot be passed as an argument if formal is an unsized output.

Associative Arrays

Dynamic arrays are useful for dealing with contiguous collections of variables whose number changes dynamically. When the size of the collection is unknown or the data space is sparse, an associative array is a better option. Associative arrays do not have any storage allocated until it is used, and the index expression is not restricted to integral expressions, but can be of any type.

An associative array implements a lookup table of the elements of its declared type. The data type to be used as an index serves as the lookup key and imposes an ordering.

The syntax to declare an associative array is as follows:

```
data_type array_id [ index_type ] ;
```

where

`data_type` is the data type of the array elements. Can be any type allowed for fixed-size arrays.

`array_id` is the name of the array being declared.

`index_type` is the data-type to be used as an index or is `*`. If `*` is specified, then the array is indexed by any integral expression of arbitrary size. An index type restricts the indexing expressions to a particular type. It shall be illegal for `index_type` to declare a type.

Note:

VCS and VCS MX extend SystemVerilog by allowing you to define a type when specifying the index type. It is not illegal in VCS and VCS MX.

Examples of associative array declarations are as follows:

```
integer i_array[*]; // associative array of integer  
//(unspecified index)
```

```
bit [20:0] array_b[string];// associative array of 21-bit  
// vector, indexed by string  
event ev_array[myClass]; // associative array of event  
// indexed by class myClass
```

Array elements in associative arrays are allocated dynamically; an entry is created the first time it is written. The associative array maintains the entries that have been assigned values and their relative order according to the index data type. Associative array elements are unpacked. In other words, other than for copying or comparing arrays, an individual element must be selected out of the array before it can be used in most expressions.

Wildcard Index Type

For example:

```
int array_name [*];
```

Associative arrays that specify a wildcard index type have the following properties:

- The array can be indexed by any integral data type. Because the indices can be of different sizes, the same numerical value can have multiple representations, each of a different size. SystemVerilog resolves this ambiguity by detecting the number of leading zeros and computing a length and representation for every value.
- Nonintegral index types are illegal and result in a type check error.
- A 4-state index containing `x` or `z` is invalid.
- Indices are unsigned.
- Indexing expressions are self-determined; signed indices are not sign extended.
- A string literal index is auto-cast to a bit vector of equivalent size.
- The ordering is numerical (smallest to largest).

String Index

For example:

```
int array_name [ string ];
```

Associative arrays that specify a `string` index have the following properties:

- Indices can be strings or string literals of any length. Other types are illegal and shall result in a type check error.
- An empty string "" index is valid.
- The ordering is lexicographical (lesser to greater).

Class Index

For example:

```
int array_name [ some_Class ] ;
```

Associative arrays that specify a class index have the following properties:

- Indices can be objects of that particular type or derived from that type. Any other type is illegal and shall result in a type check error.
- A null index is valid.
- The ordering is deterministic but arbitrary.

Integer (or int) Index

For example:

```
int array_name [ integer ] ;
```

Associative arrays that specify an integer index have the following properties:

- Indices can be any integral expression.
- Indices are signed.
- A 4-state index containing x or z is invalid.

- Indices smaller than integer are sign extended to 32 bits.
- Indices larger than integer are truncated to 32 bits.
- The ordering is signed numerical.

User Defined Type Index

VCS allows you to have type declaration inside an index definition of an associative array.

For example:

```
int aa1[logic[5:0]] ;

typedef bit node;
int aa2[node[5:0]] ;

class C1;
    typedef enum {three=3, four=4, nine=9}Enum;
endclass
int aa7[C1::Enum] ;
```

Associative Array Methods

In addition to the indexing operators, several built-in methods are provided that allow users to analyze and manipulate associative arrays, as well as iterate over its indices or keys.

num()

The syntax for the `num()` method is as follows:

```
function int num();
```

The `num()` method returns the number of entries in the associative array. If the array is empty, it returns 0.

```
int imem[*];
imem[ 2'b3 ] = 1;
imem[ 16'hffff ] = 2;
imem[ 4b'1000 ] = 3;
$display( "%0d entries\n", imem.num );// prints "3 entries"
```

delete()

The syntax for the `delete()` method is as follows:

```
function delete( [input index] );
```

where `index` is an optional index of the appropriate type for the array in question.

If the `index` is specified, then the `delete()` method removes the entry at the specified index. If the entry to be deleted does not exist, the method issues no warning.

If the `index` is not specified, then the `delete()` method removes all the elements in the array.

```
int map[ string ];
map[ "hello" ] = 1;
map[ "sad" ] = 2;
map[ "world" ] = 3;
map.delete( "sad" ); // remove entry whose index is "sad"
// from "map"
map.delete; // remove all entries from the associative
// array "map"
```

exists()

The syntax for the `exists()` method is as follows:

```
function int exists( input index );  
where index is an index of the appropriate type for the array in  
question.
```

The `exists()` function checks whether an element exists at the specified index within the given array. It returns 1 if the element exists; otherwise, it returns 0.

```
if ( map.exists( "hello" ) )  
    map[ "hello" ] += 1;  
else  
    map[ "hello" ] = 0;
```

first()

The syntax for the `first()` method is as follows:

```
function int first( ref index );
```

where index is an index of the appropriate type for the array in question.

The `first()` method assigns to the given index variable the value of the first (smallest) index in the associative array. It returns 0 if the array is empty; otherwise, it returns 1.

```
string s;  
if ( map.first( s ) )  
$display( "First entry is : map[ %s ] = %0d\n", s, map[s] );
```

last()

The syntax for the `last()` method is as follows:

```
function int last( ref index );
```

where `index` is an index of the appropriate type for the array in question.

The `last()` method assigns to the given `index` variable the value of the last (largest) index in the associative array. It returns 0 if the array is empty; otherwise, it returns 1.

```
string s;
if ( map.last( s ) )
$display( "Last entry is : map[ %s ] = %0d\n", s, map[s] );
```

next()

The syntax for the `next()` method is as follows:

```
function int next( ref index );
```

where `index` is an index of the appropriate type for the array in question.

The `next()` method finds the entry whose index is greater than the given index. If there is a next entry, the `index` variable is assigned the index of the next entry, and the function returns 1. Otherwise, the index is unchanged, and the function returns 0.

```
string s;
if ( map.first( s ) )
do
$display( "%s : %d\n", s, map[ s ] );
while ( map.next( s ) );
```

prev()

The syntax for the `prev()` method is as follows:

```
function int prev( ref index );
```

where `index` is an index of the appropriate type for the array in question.

The `prev()` function finds the entry whose index is smaller than the given index. If there is a previous entry, the `index` variable is assigned the index of the previous entry, and the function returns 1. Otherwise, the index is unchanged, and the function returns 0.

```
string s;
if ( map.last( s ) )
    do
        $display( "%s : %d\n", s, map[ s ] );
    while ( map.prev( s ) );
```

If the argument that was passed to any of the four associative array traversal methods `first`, `last`, `next`, and `prev` is smaller than the size of the corresponding index, then the function returns -1 and shall copy only as much data as can fit into the argument. For example:

```
string aa[*];
byte      ix;
int       status;
aa[ 1000 ] = "a";
status = aa.first( ix );
// status is -1
// ix is 232 (least significant 8 bits of 1000)
```

Associative Array Assignment

Associative arrays can be assigned only to another associative array of a compatible type and with the same index type. Other types of arrays cannot be assigned to an associative array, nor can associative arrays be assigned to other types of arrays, whether fixed-size or dynamic.

Assigning an associative array to another associative array causes the target array to be cleared of any existing entries, and then each entry in the source array is copied into the target array.

Associative Array Arguments

Associative arrays can be passed as arguments only to associative arrays of a compatible type and with the same index type. Other types of arrays, whether fixed-size or dynamic, cannot be passed to subroutines that accept an associative array as an argument. Likewise, associative arrays cannot be passed to subroutines that accept other types of arrays.

Passing an associative array by value causes a local copy of the associative array to be created.

Associative Array Literals

Associative array literals use the '`{ index:value }`' syntax with an optional default index. Like all other arrays, an associative array can be written one entry at a time, or the whole array contents can be replaced using an array literal.

For example:

```
// an associative array of strings indexed by 2-state
// integers,
// default is "foo".
string words [int] = '{default: "foo"}';

// an associative array of 4-state integers indexed by
// strings, default is -1.
integer tab [string] = {"Peter":20, "Paul":22, "Mary":23,
default:-1 };
```

If a default value is specified, then reading a nonexistent element shall yield the specified default value. Otherwise, the default initial value shall be returned.

Queues

A queue is a variable-size, ordered collection of homogeneous elements. A queue supports constant-time access to all its elements as well as constant-time insertion and removal at the beginning or the end of the queue. Each element in a queue is identified by an ordinal number that represents its position within the queue, with 0 representing the first, and `$` representing the last. A queue is analogous to a one-dimensional unpacked array that grows and

shrinks automatically. Thus, like arrays, queues can be manipulated using the indexing, concatenation, slicing operator syntax, and equality operators.

Queues are declared using the same syntax as unpacked arrays, but specifying \$ as the array size . The maximum size of a queue can be limited by specifying its optional right bound (last index).

```
variable_dimension ::=                                //See "Declaration Ranges" on page 857
    unsized_dimension
  |     unpacked_dimension
  |     associative_dimension
  |     queue_dimension
queue_dimension ::= [ $ [ : constant_expression ] ]
```

Figure 5-2 Declaration of queue dimension (excerpt from “Formal Syntax” on page 843)

constant_expression must evaluate to a positive integer value.

For example:

```
byte q1[$]; // A queue of bytes
string names[$] = { "Bob" };
// A queue of strings with one element
integer Q[$] = { 3, 2, 7 };
// An initialized queue of integers
bit q2[$:255];// A queue whose maximum size is 256 bits
```

The empty array literal {} is used to denote an empty queue. If an initial value is not provided in the declaration, the queue variable is initialized to the empty queue.

Queue Operators

Queues and dynamic arrays have the same assignment and argument passing semantics. Also, queues support the same operations that can be performed on unpacked arrays and use the same operators and rules except as defined below:

```
int q[$] = { 2, 4, 8 };
int p[$];
int e, pos;

e = q[0];           // read the first (leftmost) item
e = q[$];          // read the last (rightmost) item
q[0] = e;          // write the first item
p = q;              // read and write entire queue (copy)
q = { q, 6 };       // insert '6' at the end (append 6)
q = { e, q };       // insert 'e' at the beginning (prepend e)

q = q[1:$];         // delete the first (leftmost) item
q = q[0:$-1];       // delete the last (rightmost) item
q = q[1:$-1];       // delete the first and last items

q = {} ;            // clear the queue (delete all items)
q = { q[0:pos-1], e, q[pos,$] } ; // insert 'e' at position pos
q = { q[0:pos], e, q[pos+1,$] } ; // insert 'e' after position
// pos
```

Unlike arrays, the empty queue, {}, is a valid queue and the result of some queue operations. The following rules govern queue operators:

- $Q[a:b]$ yields a queue with $b - a + 1$ elements.
 - If $a > b$, then $Q[a:b]$ yields the empty queue {}.
 - $Q[n:n]$ yields a queue with one item, the one at position n . Thus, $Q[n:n] === \{ Q[n] \}$.
 - If n lies outside Q 's range ($n < 0$ or $n > \$$), then $Q[n:n]$ yields the empty queue {}.

- If either a or b are 4-state expressions containing x or z values, it yields the empty queue $\{ \}$.
- $Q[a:b]$ where $a < 0$ is the same as $Q[0:b]$.
- $Q[a:b]$ where $b > \$$ is the same as $Q[a:\$]$.
- An invalid index value (i.e., a 4-state expression with xs or zs , or a value that lies outside $0...\$$) shall cause a read operation ($e = Q[n]$) to return the default initial value for the type of queue item .
- An invalid index (i.e., a 4-state expression with xs or zs , or a value that lies outside $0...\$+1$) shall cause a write operation to be ignored and a run-time warning to be issued; however, writing to $Q[\$+1]$ is legal.
- A queue declared with a right bound $[\$: N]$ shall be limited to the indexes 0 through N (its maximum size will be $N+1$). An index that lies outside these limits shall be invalid; therefore, a write operation past the end of the queue shall be ignored and issue a warning. The warning can be issued at either compile time or run time, as soon as it is possible to determine that the index lies outside the queue limit.

Queue Methods

In addition to the array operators, queues provide several built-in methods. Assume these declarations for the examples that follow:

```
typedef mytype element_t; // mytype is any legal type for a
                         // queue
typedef element_t queue_t[$];
element_t e;
queue_t Q;
int i;
```

size()

The prototype for the `size()` method is as follows:

```
function int size();
```

The `size()` method returns the number of items in the queue. If the queue is empty, it returns 0.

```
for ( int j = 0; j < Q.size; j++ ) $display( Q[j] );
```

insert()

The prototype of the `insert()` method is as follows:

```
function void insert(input int index, input element_t item);
```

The `insert()` method inserts the given item at the specified index position.

```
Q.insert(i, e);
```

is equivalent to

```
Q = {Q[0:i-1], e, Q[i,$]};
```

delete()

The prototype of the `delete()` method is as follows:

```
function void delete(int index);
```

The `delete()` method deletes the item at the specified index position.

```
Q.delete(i);
```

is equivalent to

```
Q = {Q[0:i-1], Q[i+1,$]};
```

pop_front()

The prototype of the `pop_front()` method is as follows:

```
function element_t pop_front();
```

The `pop_front()` method removes and returns the first element of the queue.

```
e = Q.pop_front();
```

is equivalent to

```
e = Q[0]; Q = Q[1,$];
```

pop_back()

The prototype of the `pop_back()` method is as follows:

```
function element_t pop_back();
```

The `pop_back()` method removes and returns the last element of the queue.

```
e = Q.pop_back();
```

is equivalent to

```
e = Q[$]; Q = Q[0,$-1];
```

push_front()

The prototype of the `push_front()` method is as follows:

```
function void push_front(input element_t item);
```

The `push_front()` method inserts the given element at the front of the queue.

```
Q.push_front(e);
```

is equivalent to

```
Q = {e, Q};
```

push_back()

The prototype of the `push_back()` method is as follows:

```
function void push_back(input element_t item);
```

The `push_back()` method inserts the given element at the end of the queue.

`Q.push_back(e);`

is equivalent to

```
Q = {Q, e};
```

Array Manipulation Methods

SystemVerilog provides several built-in methods to facilitate array searching, ordering, and reduction.

The general syntax to call these array methods is as follows:

```
array_method_call ::=  
    expression . array_method_name { attribute_instance } [ ( list_of_arguments ) ]  
    [ with ( expression ) ]
```

Figure 5-3 Array method call syntax (not in “Formal Syntax” on page 843)

The optional `with` clause accepts an expression enclosed in parenthesis. In contrast, the `with` clause used by the `randomize` method (see “In-line Constraints—`randomize()` with” on page 49) accepts a set of constraints enclosed in braces.

Array Locator Methods

Array locator methods operate on any unpacked array, including queues, but their return type is a queue. These locator methods allow searching an array for elements (or their indexes) that satisfy a given expression. Array locator methods traverse the array in an unspecified order. The optional `with` expression should not include any side effects; if it does, the results are unpredictable.

The prototype of these methods is as follows:

```
function array_type [$] locator_method \
    (array_type iterator = item);  
    // same type as the array
```

or

```
function int_or_index_type [$]
index_locator_method(array_type iterator = item);
    // index type
```

Index locator methods return a queue of `int` for all arrays except associative arrays, which return a queue of the same type as the associative index type.

If no elements satisfy the given expression or the array is empty (in the case of a queue or dynamic array), then an empty queue is returned. Otherwise, these methods return a queue containing all items that satisfy the expression. Index locator methods return a queue with the indexes of all items that satisfy the expression. The optional expression specified by the `with` clause must evaluate to a boolean value.

Locator methods iterate over the array elements, which are then used to evaluate the expression specified by the `with` clause. The iterator argument optionally specifies the name of the variable used

by the `with` expression to designate the element of the array at each iteration. If it is not specified, the name item is used by default. The scope for the iterator name is the `with` expression.

The following locator methods are supported (the `with` clause is mandatory):

- `find()` returns all the elements satisfying the given expression.
- `find_index()` returns the indexes of all the elements satisfying the given expression.
- `find_first()` returns the first element satisfying the given expression.
- `find_first_index()` returns the index of the first element satisfying the given expression.
- `find_last()` returns the last element satisfying the given expression.
- `find_last_index()` returns the index of the last element satisfying the given expression.

For the following locator methods, the `with` clause (and its expression) can be omitted if the relational operators (`<`, `>`, `==`) are defined for the element type of the given array. If a `with` clause is specified, the relational operators (`<`, `>`, `==`) must be defined for the type of the expression.

- `min()` returns the element with the minimum value or whose expression evaluates to a minimum.
- `max()` returns the element with the maximum value or whose expression evaluates to a maximum.

- `unique()` returns all elements with unique values or whose expression is unique.
- `unique_index()` returns the indexes of all elements with unique values or whose expression is unique.

Examples:

```

string SA[10], qs[$];
int IA[*], qi[$];

// Find all items greater than 5
qi = IA.find( x ) with ( x > 5 );

// Find indexes of all items equal to 3
qi = IA.find_index with ( item == 3 );

// Find first item equal to Bob
qs = SA.find_first with ( item == "Bob" );

// Find last item equal to Henry
qs = SA.find_last( y ) with ( y == "Henry" );

// Find index of last item greater than Z
qi = SA.find_last_index( s ) with ( s > "Z" );

// Find smallest item
qi = IA.min;

// Find string with largest numerical value
qs = SA.max with ( item.atoi );

// Find all unique strings elements
qs = SA.unique;

// Find all unique strings in lowercase
qs = SA.unique( s ) with ( s.tolower );

```

Array Ordering Methods

Array ordering methods can reorder the elements of one-dimensional arrays or queues.

The general prototype for the ordering methods is as follows:

```
function void ordering_method ( array_type iterator = item )
```

The following ordering methods are supported:

- `reverse()` reverses all the elements of the array (packed or unpacked). Specifying a `with` clause shall be a compiler error.
- `sort()` sorts the unpacked array in ascending order, optionally using the expression in the `with` clause. The `with` clause (and its expression) is optional when the relational operators are defined for the array element type.
- `rsort()` sorts the unpacked array in descending order, optionally using the expression in the `with` clause. The `with` clause (and its expression) is optional when the relational operators are defined for the array element type.
- `shuffle()` randomizes the order of the elements in the array. Specifying a `with` clause shall be a compiler error.

Examples:

```
string s[] = { "hello", "sad", "world" };  
s.reverse; // s becomes { "world", "sad", "hello" };  
  
logic [4:1] b = 4'bXZ01;  
b.reverse; // b becomes 4'b10ZX  
  
int q[$] = { 4, 5, 3, 1 };  
q.sort; // q becomes { 1, 3, 4, 5 }  
  
struct { byte red, green, blue; } c [512];
```

```
c.sort with ( item.red ); // sort c using the red field only  
c.sort( x ) with ( x.blue << 8 + x.green );  
// sort by blue then green
```

Array Reduction Methods

Array reduction methods can be applied to any unpacked array to reduce the array to a single value. The expression within the optional with clause can be used to specify the item to use in the reduction.

The prototype for these methods is as follows:

```
function expression_or_array_type reduction_method  
(array_type iterator = item)
```

The method returns a single value of the same type as the array element type or, if specified, the type of the expression in the with clause. The with clause can be omitted if the corresponding arithmetic or boolean reduction operation is defined for the array element type. If a with clause is specified, the corresponding arithmetic or boolean reduction operation must be defined for the type of the expression.

The following reduction methods are supported:

- sum() returns the sum of all the array elements or, if a with clause is specified, returns the sum of the values yielded by evaluating the expression for each array element.
- product() returns the product of all the array elements or, if a with clause is specified, returns the product of the values yielded by evaluating the expression for each array element.
- and() returns the bitwise AND (&) of all the array elements or, if a with clause is specified, returns the bitwise AND of the values yielded by evaluating the expression for each array element.

- `or()` returns the bitwise OR (`|`) of all the array elements or, if a `with` clause is specified, returns the bitwise OR of the values yielded by evaluating the expression for each array element.
- `xor()` returns the logical XOR (`^`) of all the array elements or, if a `with` clause is specified, returns the XOR of the values yielded by evaluating the expression for each array element.

Examples:

```
byte b[] = { 1, 2, 3, 4 };
int y;

y = b.sum ; // y becomes 10 => 1 + 2 + 3 + 4
y = b.product ; // y becomes 24 => 1 * 2 * 3 * 4
y = b.xor with ( item + 4 );// y becomes 12 => 5 ^ 6 ^ 7 ^ 8
```


6

Data Declarations

Note:

There are several forms of data in SystemVerilog: literals (see “[Literal Values](#)” on page 53), parameters, constants, variables, nets, and attributes (see “[Default Attribute Type](#)” on page 102). A data object is a named entity that has a data value associated with it, such as a parameter, a variable, or a net.

Verilog constants are literals, genvars parameters, localparams, and specparams. Verilog also has variables and nets. Variables must be written by procedural statements, and nets must be written by continuous assignments or ports.

SystemVerilog extends the functionality of variables by allowing them to be either written by procedural statements or driven by a single continuous assignment, similar to a `wire`. Because the keyword `reg` no longer describes the user’s intent in many cases, the keyword `logic` is added as a more accurate description that is

equivalent to `reg`. See “[Equivalent Types](#)” on page 165 for details on SystemVerilog type equivalence rules. Verilog has already deprecated the use of the term *register* in favor of *variable*.

SystemVerilog follows Verilog by requiring data to be declared before they are used, apart from implicit nets. The rules for implicit nets are the same as in Verilog.

A variable can be static (storage allocated on instantiation and never deallocated) or automatic (stack storage allocated on entry to a scope, such as a task, function, or block, and deallocated on exit). C has the keywords `static` and `auto`. SystemVerilog follows Verilog in respect of the static default storage class, with automatic tasks and functions, but allows `static` to override a default of `automatic` for a particular variable in such tasks and functions.

SystemVerilog extends the set of data types that are available for modeling Verilog storage and transmission elements. In addition to the Verilog data types, new predefined data types and user-defined data types can be used to declare constants, variables, and nets.

Data Declaration Syntax

```
data_declaration ::= //See "Type Declarations" on page 975
                  [ const ] [ lifetime ] data_type_or_implicit list_of_variable_decl_assignments ;
                  type_declaration
                  package_import_declaration
                  virtual_interface_declaration

net_declaration ::= net_type [ drive_strength | charge_strength ] [ vectored | scalared ]
                  data_type_or_implicit [ delay3 ] list_of_net_decl_assignments ;

lifetime ::= static | automatic
```

A charge strength shall only be used with the `trireg` keyword. When the `vectorized` or `scalared` keyword is used, there shall be at least one packed dimension.

In a `data_declaration` that is not within the procedural context, it shall be illegal to use the `automatic` keyword. In a `data_declaration`, it shall be illegal to omit the explicit `data_type` before a `list_of_variable_decl_assignments` unless the `var` keyword is used.

Figure 6-1 Data declaration syntax (excerpt from “Formal Syntax” on page 965)

Constants

Constants are named data variables that never change. Verilog provides three constructs for defining elaboration-time constants: the `parameter`, `localparam` and `specparam` declarations.

All three can be initialized with a literal.

```
localparam byte colon1 = ":" ;
specparam delay = 10 ;
// specparams are used for specify blocks
const logic flag = 1 ;
```

Verilog provides four methods for setting the value of parameter constants in a design. Each parameter must be assigned a default value when declared. The default value of a parameter of an instantiated module can be overridden in each instance of the module using one of the following:

- Implicit in-line parameter redefinition (e.g., `foo #(value, value) u1 (...);`)

- Explicit in-line parameter redefinition (e.g., `foo #(.name(value), .name(value)) u1 (...);`)
- `defparam` statements, using hierarchical path names to redefine each parameter

Note:

The `defparam` statement might be removed from future versions of the language. See “[Defparam Statements](#)” on page 815.

Parameter Declaration Syntax

```

local_parameter_declarator ::=           //See "Module Parameter Declarations" on page 974
    localparam data_type_or_implicit list_of_param_assignments ;
|       localparam type  list_of_type_assignments ;
parameter_declarator ::=                  //See "Net and Variable Types" on page 976
    parameter data_type_or_implicit list_of_param_assignments
|       parameter type  list_of_type_assignments
specparam_declarator ::=                  //See "Declaration Lists" in annexA_bnf.
    specparam [ packed_dimension ] list_of_specparam_assignments ;
data_type_or_implicit ::=                  //See "Net and Variable Types" on page 976
    data_type
        [ signing ] { packed_dimension }
type_reference ::=                         //See "Declaration Assignments" on page 978
    type ( expression )
        type ( data_type )
list_of_param_assignments ::= param_assignment { , param_assignment }
list_of_specparam_assignments ::= specparam_assignment { , specparam_assignment }
list_of_type_assignments ::= type_assignment { , type_assignment }
param_assignment ::=                      //See "Declaration Assignments" on page 978
    parameter_identifier { unpacked_dimension } = constant_param_expression
specparam_assignment ::=                  //See "Declaration Lists" in annexA_bnf.
    specparam_identifier = constant_mintypmax_expression
    pulse_control_specparam
type_assignment ::=                       //See "Declaration Lists" in annexA_bnf.
    type_identifier = data_type

```

```

parameter_port_list ::= // See "Module Parameters and Ports" on page 968
    #( list_of_param_assignments { , parameter_port_declaration } )
    #( parameter_port_declaration { , parameter_port_declaration } )
    #()

parameter_port_declaration ::= parameter_declaration
                            data_type list_of_param_assignments
                            type list_of_type_assignments

```

An expression that is used as the argument in a type_reference shall not contain any hierarchical references or references to elements of dynamic objects.

Figure 6-2 Parameter declaration syntax (excerpt from “Formal Syntax” on page 965) (continued)

Value Parameters

A module, interface, program, or class can have parameters, which are set during elaboration and are constant during simulation. They are defined with data types and default values. For compatibility with Verilog, if no data type is supplied, the type is determined when the value is determined.

In an assignment to, or override of, a parameter without an explicit type declaration, the type of the right-hand expression shall be real or integral. If the expression is real, the parameter is real. If the expression is integral, the parameter is a logic vector of the same size with range [size-1:0]. In an assignment to, or override of, a parameter with an explicit type declaration, the type of the right-hand expression shall be assignment compatible with the declared type.

Unlike nonlocal parameters, local parameters can be declared in a generate block, in a package, or in a compilation-unit scope. In these contexts, the parameter keyword can be used as a synonym for the localparam keyword.

Type Parameters

SystemVerilog adds the ability for a parameter to also specify a data type, allowing modules or instances to have data whose type is set for each instance.

```
module ma#( parameter p1 = 1, parameter type p2 = shortint )
    (input logic [p1:0] i, output logic [p1:0] o);
    p2 j = 0; // type of j is set by a parameter, (shortint
unless redefined)
    always @ (i) begin
        o = i;
        j++;
    end
endmodule

module mb;
    logic [3:0] i,o;
    ma #(.p1(3), .p2(int)) u1(i,o);
//redefines p2 to a type of int
endmodule
```

In an assignment to, or override of, a type parameter, the right-hand expression shall represent a data type.

It is an error to override a type parameter with a `defparam` statement.

Parameter Port Lists

SystemVerilog also adds the ability to omit the `parameter` keyword in a parameter port list.

```
class vector #(size = 1);
    logic [size-1:0] v;
endclass
```

```

typedef vector#(16) word;

interface simple_bus #(AWIDTH = 64, type T = word) (input
bit clk) ;
endinterface

```

In a list of parameters, a parameter can depend on earlier parameters. In the following declaration, the default value of the second parameter depends on the value of the first parameter. The third parameter is a type, and the fourth parameter is a value of that type.

```

module mc # (int N = 5, M = N*16, type T = int, T x = 0)
( ... );
...
endmodule

```

Const Constants

SystemVerilog adds another form of a local constant, const. A const form of constant differs from a localparam constant in that the localparam must be set during elaboration, whereas a const can be set during simulation, such as in an automatic task.

A value parameter (parameter, localparam, or specparam) can only be set to an expression of literals, value parameters or local parameters, genvars, enumerated names, or a constant function of these. Package references are allowed. Hierarchical names are not allowed. A specparam can also be set to an expression containing one or more specparams.

A data-type parameter (parameter type) can only be set to a data type. Package references are allowed. Hierarchical names are not allowed.

A static constant declared with the `const` keyword can be set to an expression of literals, parameters, local parameters, genvars, enumerated names, a constant function of these, or other constants. Hierarchical names are allowed because constants declared with the `const` keyword are calculated after elaboration.

```
const logic option = a.b.c ;
```

An automatic constant declared with the `const` keyword can be set to any expression that would be legal without the `const` keyword.

An instance of a class (an object handle) can also be declared with the `const` keyword.

```
const class_name object = new(5,3);
```

In other words, the object acts like a variable that cannot be written. The arguments to the `new` method must be constant expressions. The members of the object can be written (except for those members that are declared `const`).

Variables

A variable declaration consists of a data type followed by one or more instances.

```
shortint s1, s2[0:9];
```

A variable can be declared with an initializer, for example:

```
int i = 0;
```

In Verilog, an initialization value specified as part of the declaration is executed as if the assignment were made from an `initial` block, after simulation has started. In SystemVerilog, setting the initial value

of a static variable as part of the variable declaration (including static class members) shall occur before any `initial` or `always` blocks are started.

Initial values in SystemVerilog are not constrained to simple constants; they can include run-time expressions, including dynamic memory allocation. For example, a static class handle or a mailbox can be created and initialized by calling its `new` method (see “[new\(\)](#)” [on page 431](#)), or static variables can be initialized to random values by calling the `$urandom` system task. This requires a special pre-initial pass at run time.

[Table 6-1](#) contains the default values for SystemVerilog variables.

Table 6-1 Default values

Type	Default initial value
4-state integral	'X
2-state integral	'0
real, shortreal	0.0
Enumeration	base type default initial value
string	" " (empty string)
event	New event
class	null
chandle (Opaque handle)	null

Nets

A net declaration begins with a net type that determines how the values of the nets in the declaration are resolved. The declaration can include optional information such as delay values and drive or charge strength.

The data type of a net can be a scalar, a bit vector, or an array of scalars or bit vectors.

There is no change to the Verilog network semantics. In addition to a signal value, each bit of a net shall have additional strength information. When bits of signals combine, the strength and value of the resulting signal shall be determined as in 7.10 of IEEE Std 1364.

There is no change in the treatment of the signed property across hierarchical boundaries.

A lexical restriction applies to the use of the `reg` keyword in a net or port declaration. A Verilog net type keyword shall not be followed directly by the `reg` keyword. Thus, the following declarations are in error:

```
tri reg r;  
inout wire reg p;
```

The `reg` keyword can be used in a net or port declaration if there are lexical elements between the net type keyword and the `reg` keyword.

Scope and Lifetime

Any data declared outside a module, interface, task, or function are global in scope (can be used anywhere after its declaration) and have a static lifetime (exist for the whole elaboration and simulation time).

SystemVerilog data declared inside a module or interface, but outside a task, process, or function, are local in scope and static in lifetime (exist for the lifetime of the module or interface). This is roughly equivalent to C static data declared outside a function, which is local to a file.

Data declared in an automatic task, function, or block have the lifetime of the call or activation and a local scope. This is roughly equivalent to a C automatic variable.

Data declared in a static task, function, or block default to a static lifetime and a local scope.

In SystemVerilog, data can be declared in unnamed blocks as well as in named blocks. These data are visible to the unnamed block and any nested blocks below it. Hierarchical references cannot be used to access these data by name.

Verilog allows tasks and functions to be declared as automatic, making all storage within the task or function automatic.

SystemVerilog allows specific data within a static task or function to be explicitly declared as automatic. Data declared as automatic have the lifetime of the call or block and are initialized on each entry to the call or block. The lifetime of a fork...join, fork...join_any, or fork...join_none block shall encompass the execution of all processes spawned by the block. The lifetime of a scope enclosing any fork block includes the lifetime of the fork block.

SystemVerilog also allows data to be explicitly declared as static. Data declared to be static in an automatic task, function, or block have a static lifetime and a scope local to the block. This is like C static data declared within a function.

```
module msl;
    int st0; // static
```

```

initial begin
    int st1; //static
    static int st2; //static
    automatic int auto1; //automatic
end
task automatic t1();
    int auto2; //automatic
    static int st3; //static
    automatic int auto3; //automatic
endtask
endmodule

```

SystemVerilog adds an optional qualifier to specify the default lifetime of all variables declared in a task, function, or block defined within a module, interface, or program (see “[Program Block](#)” on page [471](#)). The lifetime qualifier is automatic or static. The default lifetime is static.

```

program automatic test ;
    int i;// not within a procedural block - static
    task foo( int a );
// arguments and variables in foo are automatic
// unless explicitly declared static
    endtask
endprogram

```

It is permissible to hierarchically reference any static variable unless the variable is declared inside an unnamed block. This includes static variables declared inside automatic tasks and functions.

Class methods and declared for loop variables are by default automatic, regardless of the lifetime attribute of the scope in which they are declared. Classes are discussed in “[Classes](#)” on page [175](#).

Automatic variables and members or elements of dynamic variables—class properties and dynamically sized variables—shall not be written with nonblocking, continuous, or procedural

continuous assignments. References to automatic variables and elements or members of dynamic variables shall be limited to procedural blocks.

See also “[Tasks and Functions](#)” on page 317 on tasks and functions.

Nets, regs, and logic

Verilog states that a net can be written by one or more continuous assignments, by primitive outputs, or through module ports. The resultant value of multiple drivers is determined by the resolution function of the net type. A net cannot be procedurally assigned. If a net on one side of a port is driven by a variable on the other side, a continuous assignment is implied. A `force` statement can override the value of a net. When released, it returns to resolved value.

Verilog also states that one or more procedural statements can write to variables, including procedural continuous assignments. The last write determines the value. A variable cannot be continuously assigned. The `force` statement overrides the procedural `assign` statement, which in turn overrides the normal assignments. A variable cannot be written through a port; it must go through an implicit continuous assignment to a net.

In SystemVerilog, all variables can now be written either by one continuous assignment, or by one or more procedural statements, including procedural continuous assignments. It shall be an error to have multiple continuous assignments or a mixture of procedural and continuous assignments writing to any term in the expansion of a written longest static prefix of a logic variable (See “[Static Prefixes](#)” on page 221 for the definition of the expansion of a longest static prefix). All data types can write through a port.

SystemVerilog variables can be packed or unpacked aggregates of other types. Multiple assignments made to independent elements of a variable are examined individually. An assignment where the left-hand side contains a slice is treated as a single assignment to the entire slice. It shall be an error to have a packed structure or array type written with a mixture of procedural and continuous assignments. Thus, an unpacked structure or array can have one element assigned procedurally and another element assigned continuously. And, elements of a packed structure or array can be assigned with multiple continuous assignments, provided that each bit is covered by no more than a single continuous assignment. For example, assume the following structure declaration:

```
struct {  
    bit [7:0] A;  
    bit [7:0] B;  
    byte C;  
} abc;
```

The following statements are legal assignments to struct abc:

```
assign abc.C = sel ? 8'hBE : 8'hEF;  
  
not      (abc.A[0],abc.B[0]),  
          (abc.A[1],abc.B[1]),  
          (abc.A[2],abc.B[2]),  
          (abc.A[3],abc.B[3]);  
  
always @(posedge clk) abc.B <= abc.B + 1;
```

The following additional statements are illegal assignments to struct abc:

```
// Multiple continuous assignments to abc.C  
assign abc.C = sel ? 8'hDE : 8'hED;  
  
// Mixing continuous and procedural assignments to abc.A  
always @(posedge clk) abc.A[7:4] <= !abc.B[7:4];
```

For the purposes of the preceding rule, a declared variable initialization or a procedural continuous assignment is considered a procedural assignment. A `force` statement is neither a continuous nor a procedural assignment. A `release` statement shall not change the variable until there is another procedural assignment or shall schedule a reevaluation of the continuous assignment driving it. A single `force` or `release` statement shall not be applied to a whole or part of a variable that is being assigned by a mixture of continuous and procedural assignments.

A continuous assignment is implied when a variable is connected to an input port declaration. This makes assignments to a variable declared as an input port illegal. A continuous assignment is implied when a variable is connected to the output port of an instance. This makes additional procedural or continuous assignments to a variable connected to the output port of an instance illegal.

SystemVerilog variables cannot be connected to either side of an inout port. SystemVerilog introduces the concept of shared variables across ports with the ref port type. See “[Port Connection Rules](#)” on page 706 for more information about ports and port connection rules.

The compiler can issue a warning if a continuous assignment could drive strengths other than St0, St1, StX, or HiZ to a variable. In any case, SystemVerilog applies automatic type conversion to the assignment, and the strength is lost.

Unlike SystemVerilog nets, a SystemVerilog variable cannot have an implicit continuous assignment as part of its declaration, the way a net can. An assignment as part of the logic declaration is a variable initialization, not a continuous assignment. For example:

```
wire w = vara & varb; // continuous assignment  
logic v = consta & constb; // initial procedural assignment
```

```

logic vw; // no initial assignment
assign vw = vara & varb;// continuous assignment to a logic

real circ;
assign circ = 2.0 * PI * R;// continuous assignment to a real

```

Signal Aliasing

The Verilog assign statement is a unidirectional assignment and can incorporate a delay and strength change. To model a bidirectional short-circuit connection, it is necessary to use the alias statement. The members of an alias list are signals whose bits share the same physical nets. The example below implements a byte order swapping between bus A and bus B.

```

module byte_swap (inout wire [31:0] A, inout wire [31:0] B);
    alias {A[7:0],A[15:8],A[23:16],A[31:24]} = B;
endmodule

```

This example strips out the LSB and MSB from a 4-byte bus:

```

module byte_rip (inout wire [31:0] W, inout wire [7:0] LSB,
MSB) ;
    alias W[7:0] = LSB;
    alias W[31:24] = MSB;
endmodule

```

The bit overlay rules are the same as for a packed union with the same member types: each member shall be the same size, and connectivity is independent of the simulation host. The nets connected with an alias statement must be type compatible, that is, they have to be of the same net type. For example, it is illegal to connect a wand net to a wor net with an alias statement. This rule is stricter than the rule applied to nets joining at ports because the scope of an alias is limited and such connections are more likely to be a design error. Variables and hierarchical references cannot be used in alias statements. Any violation of these rules shall be considered a fatal error.

The same nets can appear in multiple alias statements. The effects are cumulative. The following two examples are equivalent. In either case, low12[11:4] and high12[7:0] share the same wires.

```
module overlap(inout wire [15:0] bus16, inout wire [11:0]
low12, high12);
    alias bus16[11:0] = low12;
    alias bus16[15:4] = high12;
endmodule

module overlap(inout wire [15:0] bus16, inout wire [11:0]
low12, high12);
    alias bus16 = {high12, low12[3:0]};
    alias high12[7:0] = low12[11:4];
endmodule
```

To avoid errors in specification, it is not allowed to specify an alias from an individual signal to itself or to specify a given alias more than once. The following version of the code above would be illegal because the top 4 bits and bottom 4 bits are the same in both statements:

```
alias bus16 = {high12[11:8], low12};
alias bus16 = {high12, low12[3:0]};
```

This alternative is also illegal because the bits of bus16 are being aliased to itself:

alias bus16 = {high12, bus16[3:0]} = {bus16[15:12], low12};
alias statements can appear anywhere module instance statements can appear. If an identifier that has not been declared as a data type appears in an alias statement, then an implicit net is assumed, following the same rules as implicit nets for a module instance. The following example uses alias along with the automatic name binding to connect pins on cells from different libraries to create a standard macro:

```
module lib1_dff(Reset, Clk, Data, Q, Q_Bar);
    ...
endmodule

module lib2_dff(reset, clock, data, a, qbar);
    ...
endmodule

module lib3_dff(RST, CLK, D, Q, Q_);
    ...
endmodule

macromodule my_dff(rst, clk, d, q, q_bar); // wrapper cell
    input rst, clk, d;
    output q, q_bar;
    alias rst = Reset = reset = RST;
    alias clk = Clk = clock = CLK;
    alias d = data = D;
    alias q = Q;
    alias Q_ = q_bar = Q_Bar = qbar;
    `LIB_DFF my_dff(.*) // LIB_DFF is any of lib1_dff, lib2_dff or lib3_dff
endmodule
```

Using a net in an alias statement does not modify its syntactic behavior in other statements. Aliasing is performed at elaboration time and cannot be undone.

Type Compatibility

Some SystemVerilog constructs and operations require a certain level of type compatibility for their operands to be legal. There are five levels of type compatibility, formally defined here: matching, equivalent, assignment compatible, cast compatible, and nonequivalent.

SystemVerilog does not require a category for identical types to be defined here because there is no construct in the SystemVerilog language that requires it. For example, as defined below, int can be interchanged with bit signed [31:0] wherever it is syntactically legal to do so. Users can define their own level of type identity by using the \$typename system function (see “[Type Name Function](#)” on page [771](#)) or through use of the PLI.

The scope of a data type identifier shall include the hierarchical instance scope. In other words, each instance with a user-defined type declared inside the instance creates a unique type. To have type matching or equivalence among multiple instances of the same module, interface, or program, a class, enum, unpacked structure, or unpacked union type must be declared at a higher level in the compilation-unit scope than the declaration of the module, interface, or program, or imported from a package. For type matching, this is true even for packed structure and packed union types.

Matching Types

Two data types shall be defined as matching data types using the following inductive definition. If two data types do not match using the following definition, then they shall be defined to be nonmatching.

- Any built-in type matches every other occurrence of itself, in every scope.
- A simple `typedef` or `type` parameter override that renames a built-in or user-defined type matches that built-in or user-defined type within the scope of the type identifier.

```
typedef bit node;    // 'bit' and 'node' are matching types
typedef type1 type2; // 'type1' and 'type2' are matching types
```

- An anonymous `enum`, `struct`, or `union` type matches itself among data objects declared within the same declaration statement and no other data types.

```
struct packed {int A; int B;} AB1, AB2;
// AB1, AB2 have matching types
struct packed {int A; int B;} AB3;
// the type of AB3 does not match the type of AB1
```

- A `typedef` for an `enum`, `struct`, `union`, or `class` matches itself and the type of data objects declared using that data type within the scope of the data type identifier.

```
typedef struct packed {int A; int B;} AB_t;
AB_t AB1; AB_t AB2; // AB1 and AB2 have matching types
```

```
typedef struct packed {int A; int B;} otherAB_t;
otherAB_t AB3;
// the type of AB3 does not match the type of AB1 or AB2
```

- A simple `bit` vector type that does not have a predefined width and one that does have a predefined width match if both are 2-state or both are 4-state, both are signed or both are unsigned, both have the same width, and the range of the simple `bit` vector type without a predefined width is [width-1:0].

```
typedef bit signed [7:0] BYTE;
// matches the byte type
typedef bit signed [0:7] ETYB;
```

```
// doesn't match the byte type
```

- Two array types match if they have the same number of unpacked dimensions and their slowest varying dimensions have matching types and the same left and right range bounds. The type of the slowest varying dimension of a multidimensional array type is itself an array type.

```
typedef byte MEM_BYTES [256];  
typedef bit signed [7:0] MY_MEM_BYTES [256];  
// MY_MEM_BYTES matches MEM_BYTES
```

```
typedef logic [1:0] [3:0] NIBBLES;  
typedef logic [7:0] MY_BYTE;  
// MY_BYTE and NIBBLES are not matching types
```

- Explicitly adding signed or unsigned modifiers to a type that does not change its default signing creates a type that matches the type without the explicit signing specification.

```
typedef byte signed MY_CHAR;  
// MY_CHAR matches the byte type
```

- A typedef for an enum, struct, union, or class type declared in a package always matches itself, regardless of the scope into which the type is imported.

Equivalent Types

Two data types shall be defined as equivalent data types using the following inductive definition. If the two data types are not defined equivalent using the following definition, then they shall be defined to be nonequivalent.

- If two types match, they are equivalent.

- An anonymous enum, unpacked struct, or unpacked union type is equivalent to itself among data objects declared within the same declaration statement and no other data types.

```
struct { int A; int B; } AB1, AB2;
// AB1, AB2 have equivalent types
struct { int A; int B; } AB3;
// AB3 is not type equivalent to AB1
```

- Packed arrays, packed structures, packed unions, and built-in integral types are equivalent if they contain the same number of total bits, are either all 2-state or all 4-state, and are either all signed or all unsigned.

Note:

If any bit of a packed structure or union is 4-state, the entire structure or union is considered 4-state.

```
typedef bit signed [7:0] BYTE;
// equivalent to the byte type
typedef struct packed signed {bit[3:0] a, b;} uint8;
// equivalent to the byte type
```

- Unpacked array types are equivalent by having equivalent element types and identical shape. Shape is defined as the number of dimensions and the number of elements in each dimension, not the actual range of the dimension.

```
bit [9:0] A [0:5];
bit [1:10] B [6];
typedef bit [10:1] uint10;
uint10 C [6:1]; // A, B and C have equivalent types
typedef int anint [0:0];
// anint is not type equivalent to int
```

The following example is assumed to be within one compilation unit, although the package declaration need not be in the same unit:

```
package p1;
```

```

        typedef struct {int A;} t_1;
endpackage

typedef struct {int A;} t_2;

module sub();
    import p1::t_1;
    parameter type t_3 = int;
    parameter type t_4 = int;
    typedef struct {int A;} t_5;
    t_1 v1; t_2 v2; t_3 v3; t_4 v4; t_5 v5;
endmodule

module top();
    typedef struct {int A;} t_6;
    sub #(t_3(t_6)) s1 ();
    sub #(t_3(t_6)) s2 ();

    initial begin
        s1.v1 = s2.v1;
        // legal - both types from package p1 (rule 8)
        s1.v2 = s2.v2;
        // legal - both types from $unit (rule 4)
        s1.v3 = s2.v3;
        // legal - both types from top (rule 2)
        s1.v4 = s2.v4;
        // legal - both types are int (rule 1)
        s1.v5 = s2.v5;
        // illegal - types from s1 and s2 (rule 4)
        end
endmodule

```

Assignment Compatible

All equivalent types, and all nonequivalent types that have implicit casting rules defined between them, are assignment-compatible types. For example, all integral types are assignment compatible. Conversion between assignment-compatible types can involve loss of data by truncation or rounding.

Compatibility can be in one direction only. For example, an enum can be converted to an integral type without a cast, but not the other way around. Implicit casting rules are defined in “[Data Types](#)” on page 61 and “[Operators and Expressions](#)” on page 211.

Cast Compatible

All assignment-compatible types, plus all nonequivalent types that have defined explicit casting rules, are cast-compatible types. For example, an integral type requires a cast to be assigned to an enum.

Explicit casting rules are defined in “[Data Types](#)” on page 61.

Type Incompatible

Type incompatible includes all the remaining nonequivalent types that have no defined implicit or explicit casting rules. Class handles and chandles are type incompatible with all other types.

7

Classes

SystemVerilog introduces an object-oriented `class` data abstraction. Classes allow objects to be dynamically created, deleted, assigned, and accessed via object handles. Object handles provide a safe pointer-like mechanism to the language. Classes offer inheritance and abstract type modeling, which brings the advantages of C function pointers with none of the type-safety problems and, thus, brings true polymorphism into Verilog.

Syntax

```
class_declaration ::= //See "SystemVerilog Source Text" on page 966
    [ virtual ] class [ lifetime ] class_identifier [ parameter_port_list ]
        [ extends class_type [ ( list_of_arguments ) ] ];
        { class_item }
    endclass [ : class_identifier]

class_item ::= //See "Class Items" on page 972
    { attribute_instance } class_property
```

```

        { attribute_instance } class_method
|
|        { attribute_instance } class_constraint
|
|        { attribute_instance } timeunits_declarator
|
|        { attribute_instance } covergroup_declarator
|
|        ;
|
class_property ::=

        { property_qualifier } data_declaration
|
|        const { class_item_qualifier } data_type const_identifier [=constant_expression];
|
class_method ::=

        { method_qualifier } task_declarator
|
|        { method_qualifier } function_declarator
|
|        extern { method_qualifier } method_prototype ;
|
|        { method_qualifier } class_constructor_declarator
|
|        extern { method_qualifier } class_constructor_prototype
|
class_constructor_prototype ::=

        function new ( [ tf_port_list ] );
|
class_constraint ::=

        constraint_prototype
|
|        constraint_declaration
|
class_item_qualifier ::=

        static
|
|        protected
|
|        local
|
property_qualifier ::=

        random_qualifier
|
|        class_item_qualifier
|
random_qualifier ::=

        rand
|
|        randc
|
method_qualifier ::=

        virtual
|
|        class_item_qualifier
|
method_prototype ::=

        task_prototype
|
|        function_prototype
|
class_constructor_declaration ::=

        function [ class_scope ] new [ ( [ tf_port_list ] ) ];
|
|        { block_item_declarator }
|
|        [ super . new [ ( list_of_arguments ) ] ];
|
|        { function_statement_or_null }
|
endfunction [ : new ]

```

Figure 7-1 Class Syntax (excerpt from “Formal Syntax” on page 965)

Overview

A class is a type that includes data and subroutines (functions and tasks) that operate on those data. A class’s data are referred to as class properties, and its subroutines are called methods; both are members of the class. The class properties and methods, taken together, define the contents and capabilities of some kind of object.

For example, a packet might be an object. It might have a command field, an address, a sequence number, a time stamp, and a packet payload. In addition, there are various things that can be done with a packet: initialize the packet, set the command, read the packet’s status, or check the sequence number. Each packet is different; but as a class, packets have certain intrinsic properties that can be captured in a definition.

```
class Packet;
    //data or class properties
    bit [3:0] command;
    bit [40:0] address;
    bit [4:0] master_id;
    integer time_requested;
    integer time_issued;
    integer status;

    // initialization
    function new();
        command = IDLE;
        address = 41'b0;
        master_id = 5'bx;
    endfunction
```

```

// methods
// public access entry points
task clean();
    command = 0; address = 0; master_id = 5'bx;
endtask

task issue_request( int delay );
    // send request to bus
endtask

function integer current_status();
    current_status = status;
endfunction
endclass

```

A common convention is to capitalize the first letter of the class name so that it is easy to recognize class declarations.

Objects (Class Instance)

A class defines a data type. An object is an instance of that class. An object is used by first declaring a variable of that class type (that holds an object handle) and then creating an object of that class (using the new function) and assigning it to the variable.

```

Packet p; // declare a variable of class Packet
p = new;
// initialize variable to a new allocated object of the class
Packet

```

The variable p is said to hold an object handle to an object of class Packet.

Uninitialized object handles are set by default to the special value `null`. An uninitialized object can be detected by comparing its handle with `null`.

For example, the task `task1` below checks whether the object is initialized. If it is not, it creates a new object via the `new` command.

```
class obj_example;
...
endclass

task task1(integer a, obj_example myexample);
    if (myexample == null) myexample = new;
endtask
```

Accessing nonstatic members (see “[Static Class Properties](#)” on page [183](#)) or virtual methods (see “[Abstract Classes and Virtual Methods](#)” on page [196](#)) via a `null` object handle is illegal. The result of an illegal access via a `null` object is indeterminate, and implementations can issue an error.

SystemVerilog objects are referenced using an object handle. There are some differences between a C pointer and a SystemVerilog object handle (see [Table 7-1](#)). C pointers give programmers a lot of latitude in how a pointer can be used. The rules governing the usage of SystemVerilog object handles are much more restrictive. A C pointer can be incremented, for example; but a SystemVerilog object handle cannot. In addition to object handles, “[Chandle Data Type](#)” on page [67](#) introduces the `chandle` data type for use with the DPI (see “[SystemVerilog DPI](#)” on page [819](#)).

Object Properties

The data fields of an object can be used by qualifying class property names with an instance name. Using the earlier example, the commands for the `Packet` object `p` can be used as follows:

```
Packet p = new;
p.command = INIT;
p.address = $random;
packet_time = p.time_requested;
```

There are no restrictions on the data type of a class property.

Table 7-1 Comparison of Pointer and Handle Types

Operation	C pointer	SV object handle	SV chandle
Arithmetic operations (such as incrementing)	Allowed	Not allowed	Not allowed
For arbitrary data types	Allowed	Not allowed	Not allowed
Dereference when null	Error	Not allowed	Not allowed
Casting	Allowed	Limited	Not allowed
Assignment to an address of a data type	Allowed	Not allowed	Not allowed
Unreferenced objects are garbage collected	No	Yes	No
Default value	Undefined	null	null
For classes	(C++)	Allowed	Not allowed

Object Methods

An object's methods can be accessed using the same syntax used to access class properties:

```
Packet p = new;  
status = p.current_status();
```

The above assignment to `status` cannot be written as follows:

```
status = current_status(p);
```

The focus in object-oriented programming is the object, in this case the packet, not the function call. Also, objects are self-contained, with their own methods for manipulating their own properties. Therefore, the object does not have to be passed as an argument to `current_status()`. A class's properties are freely and broadly available to the methods of the class, but each method only accesses the properties associated with its object, that is, its instance.

Constructors

SystemVerilog does not require the complex memory allocation and deallocation of C++. Construction of an object is straightforward; and garbage collection, as in Java, is implicit and automatic. There can be no memory leaks or other subtle behavior that is so often the bane of C++ programmers.

SystemVerilog provides a mechanism for initializing an `instance` at the time the object is created. When an object is created, for example,

```
Packet p = new;
```

The system executes the `new` function associated with the class:

```
class Packet;
    integer command;

    function new();
        command = IDLE;
    endfunction
endclass
```

As shown above, `new` is now being used in two very different contexts with very different semantics. The variable declaration creates an object of class `Packet`. In the course of creating this instance, the `new` function is invoked, in which any specialized initialization required can be done. The `new` function is also called the class constructor.

The `new` operation is defined as a function with no return type, and like any other function, it must be nonblocking. Even though `new` does not specify a return type, the left-hand side of the assignment determines the return type.

Class properties that include an initializer in their declaration are initialized before the execution of the user-defined class constructor. Thus, initializer values can be overridden by the class constructor.

Every class has a default (built-in) `new` method. The default constructor first calls its parent class constructor (`super.new()`) as described in “[Super” on page 191](#)) and then proceeds to initialize each member of the current object to its default (or uninitialized value).

It is also possible to pass arguments to the constructor, which allows runtime customization of an object:

```
Packet p = new(STARTUP, $random, $time);
```

where the `new` initialization task in `Packet` might now look like the following:

```
function new(int cmd = IDLE, bit[12:0] adrs = 0, int
cmd_time );
    command = cmd;
    address = adrs;
    time_requested = cmd_time;
endfunction
```

The conventions for arguments are the same as for any other procedural subroutine calls, such as the use of default arguments.

Static Class Properties

The previous examples have only declared instance class properties. Each instance of the class (that is, each object of type `Packet`) has its own copy of each of its six variables. Sometimes only one version of a variable is required to be shared by all instances. These class properties are created using the keyword `static`. Thus, for example, in following case, all instances of a class need access to a common file descriptor:

```
class Packet ;
    static integer fileId = $fopen( "data", "r" );
```

Now, `fileID` should be created and initialized once. Thereafter, every `Packet` object can access the file descriptor in the usual way:

```
Packet p;
c = $fgetc( p.fileID );
```

The `static` class properties can be used without creating an object of that type.

Static Methods

Methods can be declared as `static`. A `static` method is subject to all the class scoping and access rules, but behaves like a regular subroutine that can be called outside the class, even with no class instantiation. A `static` method has no access to nonstatic members (class properties or methods), but it can directly access static class properties or call `static` methods of the same class. Access to nonstatic members or to the special `this` handle within the body of a `static` method is illegal and results in a compiler error. Static methods cannot be virtual.

```
class id;
    static int current = 0;
    static function int next_id();
        next_id = ++current; // OK to access static class
    property
        endfunction
    endclass
```

A `static` method is different from a method with static lifetime. The former refers to the lifetime of the method within the class, while the latter refers to the lifetime of the arguments and variables within the task.

```
class TwoTasks;
    static task foo(); ... endtask
    // static class method with automatic variable lifetime

    task static bar(); ... endtask
    // nonstatic class method with static variable lifetime
endclass
```

By default, class methods have automatic lifetime for their arguments and variables.

This

The `this` keyword is used to unambiguously refer to class properties or methods of the current instance. The `this` keyword denotes a predefined object handle that refers to the object that was used to invoke the subroutine that `this` is used within. The `this` keyword should only be used within nonstatic class methods; otherwise, an error will be issued. For example, the following declaration is a common way to write an initialization task:

```
class Demo ;
    integer x;

    function new (integer x)
        this.x = x;
    endfunction
endclass
```

The `x` is now both a property of the class and an argument to the function `new`. In the function `new`, an unqualified reference to `x` should be resolved by looking at the innermost scope, in this case, the subroutine argument declaration. To access the instance class property, it is qualified with the `this` keyword, to refer to the current instance.

Note:

In writing methods, members can be qualified with `this` to refer to the current instance, but it is usually unnecessary.

Assignment, Renaming, and Copying

Declaring a class variable only creates the name by which the object is known. Thus,

```
Packet p1;
```

creates a variable, `p1`, that can hold the handle of an object of class `Packet`, but the initial value of `p1` is `null`. The object does not exist, and `p1` does not contain an actual handle, until an instance of type `Packet` is created:

```
p1 = new;
```

Thus, if another variable is declared and assigned the old handle, `p1`, to the new one, as in:

```
Packet p2;
p2 = p1;
```

then there is still only one object, which can be referred to with either the name p1 or p2. In this example, new was executed only once; therefore, only one object has been created.

If, however, the example above is rewritten as shown below, a copy of p1 is made:

```
Packet p1;
Packet p2;
p1 = new;
p2 = new p1;
```

The last statement has new executing a second time, thus creating a new object p2, whose class properties are copied from p1. This is known as a shallow copy. All of the variables are copied across integers, strings, instance handles, and so on. Objects, however, are not copied, only their handles; as before, two names for the same object have been created. This is true even if the class declaration includes the instantiation operator new:

```
class A ;
    integer j = 5;
endclass

class B ;
    integer i = 1;
    A a = new;
endclass

function integer test;
    B b1 = new; // Create an object of class B
    B b2 = new b1; // Create an object that is a copy of b1
    b2.i = 10; // i is changed in b2, but not in b1
    b2.a.j = 50; // change a.j, shared by both b1 and b2
    test = b1.i; // test is set to 1 (b1.i has not changed)
    test = b1.a.j; // test is set to 50 (a.j has changed)
endfunction
```

Several things are noteworthy. First, class properties and instantiated objects can be initialized directly in a class declaration. Second, the shallow copy does not copy objects. Third, instance qualifications can be chained as needed to reach into objects or to reach through objects:

```
b1.a.j // reaches into a, which is a property of b1  
p.next.next.next.val  
// chain through a sequence of handles to get to val
```

To do a full (deep) copy, where everything (including nested objects) is copied, custom code is typically needed. For example:

```
Packet p1 = new;  
Packet p2 = new;  
p2.copy(p1);
```

where `copy(Packet p)` is a custom method written to copy the object specified as its argument into its instance.

Inheritance and Subclasses

The previous subclauses defined a class called `Packet`. This class can be extended so that the packets can be chained together into a list. One solution would be to create a new class called `LinkedPacket` that contains a variable of type `Packet` called `packet_c`.

To refer to a class property of `Packet`, the variable `packet_c` needs to be referenced.

```
class LinkedPacket;
```

```

Packet packet_c;
LinkedPacket next;

function LinkedPacket get_next();
    get_next = next;
endfunction
endclass

```

Because `LinkedPacket` is a specialization of `Packet`, a more elegant solution is to extend the class creating a new subclass that inherits the members of the parent class. Thus, for example:

```

class LinkedPacket extends Packet;
    LinkedPacket next;

    function LinkedPacket get_next();
        get_next = next;
    endfunction
endclass

```

Now, all of the methods and class properties of `Packet` are part of `LinkedPacket` (as if they were defined in `LinkedPacket`), and `LinkedPacket` has additional class properties and methods.

The parent's methods can also be overridden to change their definitions.

The mechanism provided by SystemVerilog is called single inheritance, that is, each class is derived from a single parent class.

Overridden Members

Subclass objects are also legal representative objects of their parent classes. For example, every `LinkedPacket` object is a perfectly legal `Packet` object.

The handle of a `LinkedPacket` object can be assigned to a `Packet` variable:

```
LinkedPacket lp = new;
Packet p = lp;
```

In this case, references to `p` access the methods and class properties of the `Packet` class. So, for example, if class properties and methods in `LinkedPacket` are overridden, these overridden members referred to through `p` get the original members in the `Packet` class. From `p`, `new` and all overridden members in `LinkedPacket` are now hidden.

```
class Packet;
    integer i = 1;
    function integer get();
        get = i;
    endfunction
endclass

class LinkedPacket extends Packet;
    integer i = 2;
    function integer get();
        get = -i;
    endfunction
endclass

LinkedPacket lp = new;
Packet p = lp;
```

```
j = p.i;                                // j = 1, not 2
j = p.get();                            // j = 1, not -1 or -2
```

To call the overridden method via a parent class object (`p` in the example), the method needs to be declared `virtual` (see “[Abstract Classes and Virtual Methods](#)” on page 196).

Super

The `super` keyword is used from within a derived class to refer to members of the parent class. It is necessary to use `super` to access members of a parent class when those members are overridden by the derived class.

```
class Packet; //parent class
    integer value;
    function integer delay();
        delay = value * value;
    endfunction
endclass
class LinkedPacket extends Packet; //derived class
    integer value;
    function integer delay();
        delay = super.delay() + value * super.value;
    endfunction
endclass
```

The member can be a member declared a level up or be inherited by the class one level up. There is no way to reach higher (for example, `super.super.count` is not allowed).

Subclasses (or derived classes) are classes that are extensions of the current class whereas superclasses (parent classes or base classes) are classes from which the current class is extended, beginning with the original base class.

When using the `super` within `new`, `super.new` should be the first statement executed in the constructor. This is because the superclass must be initialized before the current class and, if your code does not provide an initialization, the compiler inserts a call to `super.new` automatically.

Casting

It is always legal to assign a subclass variable to a variable of a class higher in the inheritance tree. It is never legal to directly assign a superclass variable to a variable of one of its subclasses because class derivation is unidirectional. However, it is legal to assign a superclass handle to a subclass variable if the superclass handle refers to an object of the given subclass.

To check whether the assignment is legal, the dynamic cast function `$cast()` is used (see “[\\$cast Dynamic Casting](#)” on page 99).

The syntax for `$cast()` is as follows:

`task $cast(singular dest_handle, singular source_handle);`
or

`function int $cast(singular dest_handle, singular source_handle);`

When used with object handles, `$cast()` checks the hierarchy tree (super and subclasses) of the `source_expr` to see whether it contains the class of `dest_handle`. If it does, `$cast()` does the assignment. Otherwise, the error handling is as described in “[\\$cast Dynamic Casting](#)” on page 99.

Chaining Constructors

When a subclass is instantiated, the class method `new()` is invoked. The first action that `new()` takes, before any code defined in the function is evaluated, is to invoke the `new()` method of its superclass and so on up the inheritance hierarchy. Thus, all the constructors are called, in the proper order, beginning with the root base class and ending with the current class.

If the initialization method of the superclass requires arguments, there are two choices: to always supply the same arguments or to use the `super` keyword. If the arguments are always the same, then they can be specified at the time the class is extended:

```
class EtherPacket extends Packet(5);
```

This passes 5 to the `new` routine associated with `Packet`.

A more general approach is to use the `super` keyword, to call the superclass constructor:

```
function new();
    super.new(5);
endfunction
```

To use this approach, `super.new(...)` must be the first executable statement in the function `new`.

Data Hiding and Encapsulation

So far, all class properties and methods have been made available to the outside world without restriction. Often, it is desirable to restrict access to class properties and methods from outside the class by hiding their names. This keeps other programmers from relying on a specific implementation, and it also protects against accidental modifications to class properties that are internal to the class. When all data become hidden (that is, being accessed only by public methods), testing and maintenance of the code become much easier.

In SystemVerilog, unqualified class properties and methods are public, available to anyone who has access to the object's name.

A member identified as `local` is available only to methods inside the class. Further, these local members are not visible within subclasses. Of course, nonlocal methods that access local class properties or methods can be inherited and work properly as methods of the subclass.

A protected class property or method has all of the characteristics of a `local` member, except that it can be inherited; it is visible to subclasses.

Within a class, a local method or class property of the same class can be referenced, even if it is in a different instance of the same class. For example:

```

class Packet;
    local integer i;
    function integer compare (Packet other);
        compare = (this.i == other.i);
    endfunction
endclass

```

A strict interpretation of encapsulation might say that `other.i` should not be visible inside of this packet because it is a local class property being referenced from outside its instance. Within the same class, however, these references are allowed. In this case, `this.i` is compared to `other.i` and the result of the logical comparison returned.

Class members can be identified as either `local` or `protected`; class properties can be further defined as `const`, and methods can be defined as `virtual`. There is no predefined ordering for specifying these modifiers; however, they can only appear once per member. It is an error to define members to be both `local` and `protected` or to duplicate any of the other modifiers.

Constant Class Properties

Class properties can be made read-only by a `const` declaration like any other SystemVerilog variable. However, because class objects are dynamic objects, class properties allow read-only variables: global constants.

Global constant class properties include an initial value as part of their declaration. They are similar to other `const` variables in that they cannot be assigned a value anywhere other than in the declaration.

```

class Jumbo_Packet;
    const int max_size = 9 * 1024; // global constant
    byte payload [];
    function new( int size );
        payload = new[ size > max_size ? max_size : size ];
    endfunction
endclass

```

Typically, global constants are also declared `static` because they are the same for all instances of the class.

Abstract Classes and Virtual Methods

A set of classes can be created that can be viewed as all being derived from a common base class. For example, a common base class of type `BasePacket` that sets out the structure of packets but is incomplete would never be instantiated. From this base class, however, a number of useful subclasses could be derived, such as Ethernet packets, token ring packets, GPSS packets, and satellite packets. Each of these packets might look very similar, all needing the same set of methods, but they could vary significantly in terms of their internal details.

A base class sets out the prototype for the subclasses. Because the base class is not intended to be instantiated, it can be made abstract by specifying the class to be `virtual`:

```
virtual class BasePacket;
```

Abstract classes can also have `virtual` methods. `Virtual` methods are a basic polymorphic construct. A `virtual` method overrides a method in all the base classes, whereas a normal

method only overrides a method in that class and its descendants. One way to view this is that there is only one implementation of a virtual method per class hierarchy, and it is always the one in the latest derived class. Virtual methods provide prototypes for subroutines, that is, all of the information generally found on the first line of a method declaration: the encapsulation criteria, the type and number of arguments, and the return type if it is needed. Later, when subclasses override virtual methods, they must follow the prototype exactly. Thus, all versions of the virtual method look identical in all subclasses:

```
virtual class BasePacket;
    virtual function integer send(bit[31:0] data);
        endfunction
    endclass

class EtherPacket extends BasePacket;
    function integer send(bit[31:0] data);
        // body of the function
        ...
    endfunction
endclass
```

EtherPacket is now a class that can be instantiated. In general, if an abstract class has any virtual methods, all of the methods must be overridden (and provided with a method body) for the subclass to be instantiated. If any virtual methods have no implementation, the subclass needs to be abstract.

An abstract class can contain methods for which there is only a prototype and no implementation (that is, an incomplete class). An abstract class cannot be instantiated; it can only be derived. Methods of normal classes can also be declared virtual. In this case, the method must have a body. If the method does have a body, then the class can be instantiated, as can its subclasses.

Polymorphism: Dynamic Method Lookup

Polymorphism allows the use of a variable in the superclass to hold subclass objects and to reference the methods of those subclasses directly from the superclass variable. As an example, assume the base class for the `Packet` objects, `BasePacket`, defines, as virtual functions, all of the public methods that are to be generally used by its subclasses. Such methods include `send`, `receive`, and `print`. Even though `BasePacket` is abstract, it can still be used to declare a variable:

```
BasePacket packets[100];
```

Now, instances of various packet objects can be created and put into the array:

```
EtherPacket ep = new; // extends BasePacket
TokenPacket tp = new; // extends BasePacket
GPSSPacket gp = new; // extends EtherPacket
packets[0] = ep;
packets[1] = tp;
packets[2] = gp;
```

If the data types were, for example, integers, bits, and strings, all of these types could not be stored into a single array, but with polymorphism, it can be done. In this example, because the methods were declared as `virtual`, the appropriate subclass methods can be accessed from the superclass variable, even though the compiler did not know—at compile time—what was going to be loaded into it.

For example, `packets[1]`

```
packets[1].send();
```

invokes the `send` method associated with the `TokenPacket` class. At runtime, the system correctly binds the method from the appropriate class.

This is a typical example of polymorphism at work, providing capabilities that are far more powerful than what is found in a nonobject-oriented framework.

Class Scope Resolution Operator ::

The class scope resolution operator `::` is used to specify an identifier defined within the scope of a class. It has the following form:

```
class_identifier :: { class_identifier :: } identifier
```

Identifiers on the left side of the class scope resolution operator `::` can be class names or package names (see “[Packages](#)” on page [682](#)).

Because classes and other scopes can have the same identifiers, the class scope resolution operator uniquely identifies a member of a particular class. In addition to disambiguating class scope identifiers, the `::` operator also allows access to static members (class properties and methods) from outside the class, as well as access to public or protected elements of a superclass from within the derived classes.

```
class Base;  
    typedef enum {bin,oct,dec,hex} radix;  
    static task print( radix r, integer n ); ... endtask  
endclass  
...
```

```

Base b = new;
int bin = 123;
b.print( Base::bin, bin ); // Base::bin and bin are different
Base::print( Base::hex, 66 );

```

In SystemVerilog, the class scope resolution operator applies to all static elements of a class: static class properties, static methods, typedefs, enumerations, structures, and unions. Class scope resolved expressions can be read (in expressions), written (in assignments or subroutines calls), or triggered off (in event expressions). They can also be used as the name of a type or a method call.

Like modules, nesting allows hiding of local names and local allocation of resources. This is often desirable when a new type is needed as part of the implementation of a class. Declaring types within a class helps prevent name collisions and the cluttering of the outer scope with symbols that are used only by that class. Type declarations nested inside a class scope are public and can be accessed outside the class.

```

class StringList;
    class Node; // Nested class for a node in a linked list.
        string name;
        Node link;
    endclass
endclass

class StringTree;
    class Node; // Nested class for a node in a binary tree.
        string name;
        Node left, right;
    endclass
endclass
// StringList::Node is different from StringTree::Node

```

The class scope resolution operator enables the following:

- Access to static public members (methods and class properties) from outside the class hierarchy.
- Access to public or protected class members of a superclass from within the derived classes.
- Access to type declarations and enumeration named constants declared inside the class from outside the class hierarchy or from within derived classes.

Out-of-block Declarations

It is convenient to be able to move method definitions out of the body of the class declaration. This is done in two steps. First, within the class body, declare the method prototypes, that is, whether it is a function or task, any qualifiers (local, protected, or virtual), and the full argument specification plus the `extern` qualifier. The `extern` qualifier indicates that the body of the method (its implementation) is to be found outside the declaration. Second, outside the class declaration, declare the full method (for example, the prototype but without the qualifiers), and, to tie the method back to its class, qualify the method name with the class name and a pair of colons:

```
class Packet;
    Packet next;
    function Packet get_next(); // single line
        get_next = next;
    endfunction

    // out-of-body (extern) declaration
    extern protected virtual function int send(int
value);
endclass
```

```

function int Packet::send(int value);
    // dropped protected virtual, added Packet::
    // body of method
    ...
endfunction

```

The out-of-block method declaration must match the prototype declaration exactly; the only syntactical difference is that the method name is preceded by the class name and the class scope resolution operator ::.

Out-of-block declarations must be declared in the same scope as the class declaration.

Parameterized Classes

It is often useful to define a generic class whose objects can be instantiated to have different array sizes or data types. This avoids writing similar code for each size or type and allows a single specification to be used for objects that are fundamentally different and (like a templated class in C++) not interchangeable.

The normal Verilog parameter mechanism is used to parameterize a class:

```

class vector #(int size = 1);
    bit [size-1:0] a;
endclass

```

Instances of this class can then be instantiated like modules or interfaces:

```
vector #(10) vten; // object with vector of size 10
vector #(.size(2)) vtwo; // object with vector of size 2
typedef vector#(4) Vfour; // Class with vector of size 4
```

This feature is particularly useful when using types as parameters:

```
class stack #(type T = int);
    local T items[];
    task push( T a ); ... endtask
    task pop( ref T a ); ... endtask
endclass
```

The above class defines a generic *stack* class that can be instantiated with any arbitrary type:

```
stack is; // default: a stack of int's
stack#(bit[1:10]) bs; // a stack of 10-bit vector
stack#(real) rs; // a stack of real numbers
```

Any type can be supplied as a parameter, including a user-defined type such as a `class` or `struct`.

The combination of a generic class and the actual parameter values is called a **specialization** (or variant). Each specialization of a class has a separate set of `static` member variables (this is consistent with C++ templated classes). To share static member variables among several class specializations, they must be placed in a nonparameterized base class.

```
class vector #(int size = 1);
    bit [size-1:0] a;
    static int count = 0;
    function void disp_count();
        $display( "count: %d of size %d", count, size );
    endfunction
```

```
endclass
```

The variable `count` in the example above can only be accessed by the corresponding `disp_count` method. Each specialization of the class `vector` has its own unique copy of `count`.

A specialization is the combination of a specific generic class with a unique set of parameters. Two sets of parameters should be unique unless all parameters are the same as defined by the following rules:

- A parameter is a type parameter and the two types are matching types.
- A parameter is a value parameter and both their type and their value are the same.

All matching specializations of a particular generic class should represent the same type. The set of matching specializations of a generic class is defined by the context of the class declaration.

Because generic classes in a package are visible throughout the system, all matching specializations of a package generic class are the same type. In other contexts, such as modules or programs, each instance of the scope containing the generic class declaration creates a unique generic class, thus, defining a new set of matching specializations.

A generic class is not a type; only a concrete specialization represents a type. In the example above, the class `vector` becomes a concrete type only when it has had parameters applied to it, for example:

```
typedef vector my_vector; // use default size of 1
vector#(6) vx;           // use size 6
```

To avoid having to repeat the specialization either in the declaration or to create parameters of that type, a `typedef` should be used:

```
typedef vector#(4) Vfour;
typedef stack#(Vfour) Stack4;
Stack4 s1, s2; // declare objects of type Stack4
```

A parameterized class can extend another parameterized class. For example:

```
class C #(type T = bit); ... endclass // base class
class D1 #(type P = real) extends C; // T is bit (the default)
class D2 #(type P = real) extends C #(integer); // T is integer
class D3 #(type P = real) extends C #(P); // T is P
```

Class D1 extends the base class C using the base class's default type (bit) parameter. Class D2 extends the base class C using an integer parameter. Class D3 extends the base class C using the parameterized type (P) with which the extended class is parameterized.

VCS also supports type parameter name with the scope operator :: to access the static data and method members of a class. It has the following form:

```
type_parameter_identifier :: identifier
```

Identifiers on the right side of the scope operator :: can be static class data or methods. In the following example, TP is a parameter type of class stack and TP :: is used to access the static data member count of class stack:

```
class stack #(type T = int);
    static int count;
    local T items[ ];
    task push (T a); ...endtask
    task pop (ref T a); ... endtask
```

```

        function new();
            count++;
        endfunction
    endclass

    module m();
        parameter type TP = stack #(byte);
        TP v = new();
        initial $display( TP::count);
    endmodule

```

Typedef Class

Sometimes a class variable needs to be declared before the class itself has been declared. For example, if two classes each need a handle to the other. When, in the course of processing the declaration for the first class, the compiler encounters the reference to the second class, that reference is undefined and the compiler flags it as an error.

This is resolved using `typedef` to provide a forward declaration for the second class:

```

typedef class C2; // C2 is declared to be of type class
class C1;
    C2 c;
endclass
class C2;
    C1 c;
endclass

```

In this example, `C2` is declared to be of type `class`, a fact that is reenforced later in the source code.

Classes and Structures

SystemVerilog adds the object-oriented `class` construct. On the surface, it might appear that `class` and `struct` provide equivalent functionality, and only one of them is needed. However, that is not true; `class` differs from `struct` in three fundamental ways:

1. SystemVerilog structs are strictly static objects; they are created either in a static memory location (global or module scope) or on the stack of an automatic task. Conversely, SystemVerilog objects (that is, class instances) are exclusively dynamic; their declaration does not create the object. Creating an object is done by calling `new`.
2. SystemVerilog objects are implemented using handles, thereby providing C-like pointer functionality. But, SystemVerilog disallows casting handles onto other data types; thus, unlike C, SystemVerilog handles are guaranteed to be safe.
3. SystemVerilog objects form the basis of an Object-Oriented data abstraction that provides true polymorphism. Class inheritance, abstract classes, and dynamic casting are powerful mechanisms that go way beyond the mere encapsulation mechanism provided by structs.

Memory Management

Memory for objects, strings, and dynamic and associative arrays is allocated dynamically. When objects are created, SystemVerilog allocates more memory. When an object is no longer needed, SystemVerilog automatically reclaims the memory, making it available for reuse. The automatic memory management system is

an integral part of SystemVerilog. Without automatic memory management, SystemVerilog's multithreaded, reentrant environment creates many opportunities for you to run into problems. A manual memory management system, such as the one provided by C's `malloc` and `free`, would not be sufficient.

Consider the following example:

```
myClass obj = new;
fork
    task1( obj );
    task2( obj );
join_none
```

In this example, the main process (the one that forks off the two tasks) does not know when the two processes might be done using the object `obj`. Similarly, neither `task1` nor `task2` knows when any of the other two processes will no longer be using the object `obj`. It is evident from this simple example that no single process has enough information to determine when it is safe to free the object. The only two options available to you are as follows:

- Play it safe and never reclaim the object.
- Add some form of reference count that can be used to determine when it might be safe to reclaim the object.

Adopting the first option can cause the system to quickly run out of memory. The second option places a large burden on you, who, in addition to managing your testbench, must also manage the memory using less than ideal schemes. To avoid these shortcomings, SystemVerilog manages all dynamic memory automatically. You do not need to worry about dangling references, premature deallocation, or memory leaks. The system will automatically reclaim any object that is no longer being used. In the example above, all that

you do is assign `null` to the handle `obj` when you no longer need it. Similarly, when an object goes out of scope, the system implicitly assigns `null` to the object.

Classes

210

8

Operators and Expressions

Note:

The SystemVerilog operators are a combination of Verilog and C operators. In both languages, the type and size of the operands are fixed, and hence the operator is of a fixed type and size. The fixed type and size of operators are preserved in SystemVerilog. This allows efficient code generation.

Verilog does not have assignment operators or increment and decrement operators. SystemVerilog includes the C assignment operators, such as `+=`, and the C increment and decrement operators, `++` and `--`.

Verilog-2001 added signed nets and `reg` variables and added signed based literals. There is a difference in the rules for combining signed and unsigned integers between Verilog and C. SystemVerilog uses the Verilog rules.

Operator Syntax

```
assignment_operator ::=           //See "Procedural Blocks and Assignments" on page 991
= | += | -= | *= | /= | %= | &= | |= | ^= | <<= | >>= | <<<= | >>>=
conditional_expression ::=           //See "Expressions" on page 1005
cond_predicate ? { attribute_instance } expression : expression
unary_operator ::=           //See "Operators" on page 1008
+ | - | ! | ~ | & | ~& | || | ~| | ^ | ~^ | ^~
binary_operator ::=           + | - | * | / | % | == | != | === | !== | ==? | !=? | && | || | **
| < | <= | > | >= | & | || | ^ | ^~ | ~^ | >> | << | >>> | <<<
inc_or_dec_operator ::= ++ | --
unary_module_path_operator ::=           !
| ~ | & | ~& | || | ~| | ^ | ~^ | ^~
binary_module_path_operator ::=           ==
| != | && | || | & | || | ^ | ^~ | ~^
```

Figure 8-1 Operator syntax (excerpt from “Formal Syntax” on page 965)

Table 8-1 Operators and data types

Operator	Name	Data Types
=	assignment operator	any
+= -= /= *=	C-like assignment operators	integral, real
%= &= = ^= <<= >>= <<<= >>>=	binary logical operators	integral
?:	conditional expression	any
+	unary arithmetic operators	integral, real
!	unary logical operator	integral, real
~ & ~& ~ ^ ~^ ~~	unary logical operators	integral
+	arithmetic binary operators	integral, real

Table 8-1 Operators and data types (Continued)

Operator	Name	Data Types
% & ^ ^~ ~^ >> << >>> <<<	binary logical operators	integral
! && 	other binary logical operators	integral, real
< <= > >=	relational operators	integral, real
==== !==	case equality operators	any except real
== !=	logical equality operators	any
==? !=?	wild card equality operators	integral
++ --	increment, decrement operators	integral, real
inside	set membership operator	singular for the left operand
{} {()}	concatenation, replication operators	integral
dist	distribution operator	integral

Assignment Operators

In addition to the simple assignment operator, `=`, SystemVerilog includes the C assignment operators and special bitwise assignment operators: `+=`, `-=`, `*=`, `/=`, `%=`, `&=`, `|=`, `^=`, `<<=`, `>>=`, `<<<=`, and `>>>=`. An assignment operator is semantically equivalent to a blocking assignment, with the exception that any left-hand index expression is only evaluated once. For example:

```
a[i] +=2; // same as a[i] = a[i] +2;
```

In SystemVerilog, an expression can include a blocking assignment, provided it does not have a timing control. These blocking assignments must be enclosed in parentheses to avoid common mistakes such as using `a=b` for `a==b` or using `a |= b` for `a != b`.

```
if ((a=b)) b = (a+=1);  
a = (b = (c = 5));
```

The semantics of such an assignment expression is that of a function that evaluates the right-hand side, casts the right-hand side to the left-hand data type, stacks it, updates the left-hand side, and returns the stacked value. The data type of the value that is returned is the data type of the left-hand side. If the left-hand side is a concatenation, then the data type of the value that is returned shall be an unsigned integral data type whose bit length is the sum of the length of its operands.

It shall be illegal to include an assignment operator in an event expression, in an expression within a procedural continuous assignment, or in an expression that is not within a procedural statement.

SystemVerilog includes the C increment and decrement assignment operators `++i`, `--i`, `i++`, and `i--`. These do not need parentheses when used in expressions. These increment and decrement assignment operators behave as blocking assignments.

The ordering of assignment operations relative to any other operation within an expression is undefined. An implementation can warn whenever a variable is both written and read-or-written within an integral expression or in other contexts where an implementation cannot guarantee order of evaluation. For example:

```
i = 10;  
j = i++ + (i = i - 1);
```

After execution, the value of `j` can be 18, 19, or 20 depending upon the relative ordering of the increment and the assignment statements.

Operations on Logic and Bit Types

All Verilog operators are defined for 4-state values. In SystemVerilog, operators may be applied to 2-state values or to a mixture of 2-state and 4-state values. The result is the same as if all values were treated as 4-state values and the Verilog operators were applied. In most cases, if all operands are 2-state, the result is in the 2-state value set. The only exceptions involve operators where Verilog produces an `x` result for operands in the 2-state value set (e.g., division by zero).

```
int n = 8, zero = 0;  
int res = 'b01xz | n;  
// res gets 'b11xz coerced to int, or 'b1100  
int sum = n + n; // Sum gets 16 coerced to int, or 16  
int sumx = 'x + n; // sumx gets 'x coerced to int, or 0
```

```

int div2 = n/zero + n; // div2 gets 'x coerced to int, or 0
integer div4 = n/zero + n; // div4 gets 'x

```

Wild Equality and Wild Inequality

SystemVerilog introduces the wildcard comparison operators, as described in [Table 8-2](#) and this subclause.

Table 8-2 Wild equality and wild inequality operators

Operator	Usage	Description
<code>==?</code>	<code>a ==? b</code>	a equals b, X and Z values in b act as wildcards
<code>!=?</code>	<code>a !=? b</code>	a does not equal b, X and Z values in b act as wildcards

The wild equality operator (`==?`) and inequality operator (`!=?`) treat X and Z values in a given bit position of their right operand as a wildcard. X and Z values in the left operand are not treated as wildcards. A wildcard bit matches any bit value (0, 1, Z, or X) in the corresponding bit of the left operand being compared against it. Any other bits are compared as for the logical equality and logical inequality operators.

These operators compare operands bit for bit and return a 1-bit self-determined result. If the operands to the wild-card equality/inequality are of unequal bit length, the operands are extended in the same manner as for the logical equality/inequality operators. If the relation is true, the operator yields a 1. If the relation is false, it yields a 0. If the relation is unknown, it yields X.

The different types of equality (and inequality) operators in SystemVerilog behave differently when their operands contain unknown values (X or Z). The `==` and `!=` operators may result in X if

any of their operands contains an `x` or `z`. The `==` and `!=` check the 4-state explicitly; therefore, `x` and `z` values shall either match or mismatch, never resulting in `x`. The `==?` and `!=?` operators may result in `x` if the left operand contains an `x` or `z` that is not being compared with a wildcard in the right operand.

Real Operators

The unary operators `++` and `--` can have operands of type `real` (the increment or decrement is by `1.0`). The assignment operators `+=`, `-=`, `*=`, `/=` can also have operands of type `real`.

If any operand, except before the `?` in the ternary operator, is `real`, the result is `real`.

Real operands can also be used in the following expressions:

```
str.realval // structure or union member  
realarray[intval] // array element
```

Size

The number of bits of an expression is determined by the operands and the context, following the same rules as Verilog. In SystemVerilog, casting can be used to set the size context of an intermediate value.

With Verilog, tools can issue a warning when the left- and right-hand sides of an assignment are different sizes. Using the SystemVerilog size casting, these warnings can be prevented.

Sign

The rules for determining the signedness of SystemVerilog expression types shall be the same as for Verilog.

Operator Precedence and Associativity

Operator precedence and associativity are listed in [Table 8-3](#). The highest precedence is listed first.

Table 8-3 Operator precedence and associativity

() [] :: .	left
+ - ! ~ & ~& ~ ^ ~^ ^~ ++ -- (unary)	
**	left
* / %	left
+ - (binary)	left
<< >> <<< >>>	left
< <= > >= inside dist	left
== != === !==	left
& (binary)	left
^ ~^ ^~ (binary)	left
(binary)	left
&&	left

Table 8-3 Operator precedence and associativity (Continued)

	left
? : (conditional operator)	right
->	right
= += -= *= / = %= &= ^= = <<= >>= <<<= >>>= := :/ <=	none
{ } {{ }}	concatenation

Built-in Methods

SystemVerilog introduces classes and the method calling syntax, in which a task or function is called using the dot notation (.):

```
object.task_or_function()
```

The object uniquely identifies the data on which the task or function operates. Hence, the method concept is naturally extended to built-in types in order to add functionality that traditionally was done via system tasks or functions. Unlike system tasks, built-in methods are not prefixed with a \$ because they require no special prefix to avoid collisions with user-defined identifiers. Thus, the method syntax allows extending the language without the addition of new keywords or the cluttering of the global name space with system tasks.

Built-in methods, unlike system tasks, cannot be redefined by users via PLI tasks. Thus, only functions that users should not be allowed to redefine are good candidates for built-in method calls.

In general, a built-in method is preferred over a system task when a particular functionality applies to all data types or when it applies to a specific data type. For example:

`dynamic_array.size`, `associative_array.num`, and `string.len`

These are all similar concepts, but they represent different things. A dynamic array has a size, an associative array contains a given number of items, and a string has a given length. Using the same system task, such as `$size`, for all of them would be less clear and intuitive.

A built-in method can only be associated with a particular data type. Therefore, if some functionality is a simple side effect (i.e., `$stop` or `$reset`) or it operates on no specific data (i.e., `$random`), then a system task must be used.

When a function or task built-in method call specifies no arguments, the empty parenthesis, `()`, following the task or function name is optional. This is also true for tasks or functions that require arguments, when all arguments have defaults specified. For a method, this rule allows simple calls to appear as properties of the object or built-in type. Similar rules are defined for functions and tasks in “[Optional Argument List](#)” on page 331.

Static Prefixes

Informally, the “longest static prefix” of a select is the longest part of the select for which an analysis tool has known values following elaboration. This concept is used when describing implicit sensitivity lists (see “[Combinational Logic](#)” on page 302) and when describing error conditions for drivers of logic ports (see “[Nets, regs, and logic](#)” on page 157). The remainder of this clause defines what constitutes the “longest static prefix” of a select.

A field select is defined as a hierarchical name where the right-hand side of the last “.” hierarchy separator identifies a field of a variable whose type is a **struct** or **union** declaration. The field select prefix is defined to be the left-hand side of the final “.” hierarchy separator in a field select.

An indexing select is a single indexing operation. The indexing select prefix is either an identifier or, in the case of a multidimensional select, another indexing select. Array selects, bit-selects, part-selects, and indexed part-selects are examples of indexing selects.

The definition of a static prefix is recursive and is defined as follows:

- An identifier is a static prefix.
- A hierarchical reference to an object is a static prefix.
- A package reference to net or variable is a static prefix.
- A field select is a static prefix if the field select prefix is a static prefix.
- An indexing select is a static prefix if the indexing select prefix is a static prefix and the select expression is a constant expression.

The definition of the longest static prefix is defined as follows:

- An identifier that is not the field select prefix or indexing select prefix of an expression that is a static prefix.
- A field select that is not the field select prefix or indexing select prefix of an expression that is a static prefix.
- An indexing select that is not the field select prefix or indexing select prefix of an expression that is a static prefix.

Examples:

```

localparam p = 7;
reg [7:0] m [5:1][5:1];
integer i;

m[1][i]           // longest static prefix is m[1]
m[p][1]           // longest static prefix is m[p][1]
m[i][1]           // longest static prefix is m

```

Concatenation

Braces ({ }) are used to show concatenation, as in Verilog. The concatenation is treated as a packed vector of bits. It can be used on the left-hand side of an assignment or in an expression.

```

logic log1, log2, log3;
{log1, log2, log3} = 3'b111;
{log1, log2, log3} = {1'b1, 1'b1, 1'b1};
// same effect as 3'b111

```

Software tools can generate a warning if the concatenation width on one side of an assignment is different from the expression on the other side. The following examples can give warning of size mismatch:

```

bit [1:0] packedbits = {32'b1, 32'b1};
// right-hand side is 64 bits
int i = {1'b1, 1'b1}; // right-hand side is 2 bits

```

Refer to “[Array Literals](#)” on page 57 and “[Structure Literals](#)” on page 58 for information on initializing arrays and structures.

SystemVerilog enhances the concatenation operation to allow concatenation of data objects of type **string**. In general, if any of the operands is of the data type **string**, the concatenation is treated as a string, and all other arguments are implicitly converted

to the `string` data type (as described in “[String Data Type](#)” on page 69). String concatenation is not allowed on the left-hand side of an assignment, only as an expression.

```
string hello = "hello";
string s;
s = { hello, " ", "world" };
$display( "%s\n", s ); // displays 'hello world'
s = { s, " and goodbye" };
$display( "%s\n", s ); // displays 'hello world and goodbye'
```

The replication operator (also called a *multiple concatenation*) form of braces can also be used with data objects of type `string`. In the case of string replication, a nonconstant multiplier is allowed.

```
int n = 3;
string s = {n { "boo " }};
$display( "%s\n", s ); // displays 'boo boo boo '
```

Unlike bit concatenation, the result of a string concatenation or replication is not truncated. Instead, the destination variable (of type `string`) is resized to accommodate the resulting string.

Assignment Patterns

In Verilog the assignment is the basic mechanism for placing values into data objects. SystemVerilog extends the syntax of assignment to describe patterns of assignments to structure fields and array elements.

An assignment pattern specifies a correspondence between a collection of expressions and the fields and elements in a data object or data value. An assignment pattern has no self-determined data type, but can be used as one of the sides in an assignment-like

context (see below) when the other side has a self-determined data type. An assignment pattern is built from braces, keys, and expressions and is prefixed with an apostrophe. For example:

```
var int A[N] = '{default:1};
var integer i = '{31:1, 23:1, 15:1, 8:1, default:0};

typedef struct {real r, th;} C;
var C x = '{th:PI/2.0, r:1.0};
var real y, z;
```

A positional notation without keys can also be used. For example:

```
var int B[4] = '{a, b, c, d};
var C y = '{1.0, PI/2.0};
'{a, b, c, d} = B;
```

When an assignment pattern is used as the left-hand side of an assignment-like context, the positional notation shall be required; and each member expression shall have a bit-stream data type that is assignment compatible with and has the same number of bits as the data type of the corresponding element on the right-hand side.

```
assignment_pattern ::= //See "Patterns" on page 995
    '{ expression { , expression } }
|     '{ structure_pattern_key : expression { , structure_pattern_key : expression } }
|     '{ array_pattern_key : expression { , array_pattern_key : expression } }
|     '{ constant_expression { expression { , expression } } }

structure_pattern_key ::= member_identifier | assignment_pattern_key
array_pattern_key ::= constant_expression | assignment_pattern_key
assignment_pattern_key ::= simple_type | default
assignment_pattern_expression ::=

    [ assignment_pattern_expression_type ] assignment_pattern
assignment_pattern_expression_type ::= ps_type_identifier | ps_parameter_identifier | integer_atom_type
constant_assignment_pattern_expression35 ::= assignment_pattern_expression
```

35 In a constant_assignment_pattern_expression, all member expressions shall be constant expressions.

Figure 8-2 Assignment patterns

An assignment-like context is as follows:

- A continuous or procedural assignment
- For a parameter with an explicit type declaration:
 - A parameter value assignment in a module, interface, program, or class
 - A parameter value override in the instantiation of a module, interface, or program
 - A parameter value override in the instantiation of a class or in the left-hand side of a class scope operator
- A port connection to an input or output port of a module, interface, or program
- The passing of a value to a subroutine input, output, or inout port
- A return statement in a function
- For an expression that is used as the right-hand value in an assignment-like context:
 - If a parenthesized expression, then the expression within the parentheses
 - If a mintypmax expression, then the colon-separated expressions
 - If a conditional operator expression, then the second and third operand
- A nondefault correspondence between an expression in an assignment pattern and a field or element in a data object or data value

No other contexts shall be considered assignment-like contexts. In particular, none of the following shall be considered assignment-like contexts:

- A static cast
- A default correspondence between an expression in an assignment pattern and a field or element in a data object or data value
- A port expression in a module, interface, or program declaration
- The passing of a value to a subroutine ref port
- A port connection to an inout or ref port of a module, interface, or program

An assignment pattern can be used to construct or deconstruct a structure or array by prefixing the pattern with the name of a data type to form an assignment pattern expression. Unlike an assignment pattern, an assignment pattern expression has a self-determined data type and is not restricted to being one of the sides in an assignment-like context. When an assignment pattern expression is used in a right-hand expression, it shall yield the value that a variable of the data type would hold if it were initialized using the assignment pattern.

```
typedef logic [1:0] [3:0] T;
shortint'({T'{1,2}, T'{3,4}})      // yields 16'sh1234
```

When an assignment pattern expression is used in a left-hand expression, the positional notation shall be required; and each member expression shall have a bit-stream data type that is assignment compatible with and has the same number of bits as the corresponding element in the data type of the assignment pattern expression. If the right-hand expression has a self-determined data

type, then it shall be assignment compatible with and have the same number of bits as the data type of the assignment pattern expression.

```
typedef byte U[3];
var U A = '{1, 2, 3};
var byte a, b, c;
U'{a, b, c} = A;
U'{c, a, b} = '{a+1, b+1, c+1};
```

An assignment pattern expression shall not be used in a port expression in a module, interface, or program declaration.

Array Assignment Patterns

Verilog uses concatenation braces to construct and deconstruct simple bit vectors. SystemVerilog adds a similar syntax to support the construction and deconstruction of arrays. Unlike in C, the expressions must match element for element, and the braces must match the array dimensions. Each expression item shall be evaluated in the context of an assignment to the type of the corresponding element in the array. In other words, the following examples do not give size warnings, unlike the similar assignments above:

```
bit unpackedbits [1:0] = '{1,1};
// no size warning as bit can be set to 1
int unpackedints [1:0] = '{1'b1, 1'b1};
// no size warning as int can be set to 1'b1
```

A syntax resembling multiple concatenations can be used in array assignment patterns as well. Each replication represents a single dimension.

```
unpackedbits = '{2 {y}} ; // same as '{y, y}
int n[1:2][1:3] = '{2{'{3{y}}}} ;
// same as '{'{y,y,y},'{y,y,y}}
```

SystemVerilog determines the context of the braces when used in the context of an assignment.

It can sometimes be useful to set array elements to a value without having to keep track of how many members there are. This can be done with the `default` keyword:

```
initial unpackedints = '{default:2}; // sets elements to 2
```

For more arrays of structures, it is useful to specify one or more matching type keys.

```
struct {int a; time b;} abkey[1:0];
abkey = '{' {a:1, b:2ns}, '{int:5, time:$time}};
```

The matching rules are as follows:

- An `index:value` specifies an explicit value for a keyed element index. The value is evaluated in the context of an assignment to the indexed element and shall be castable to its type. It shall be an error to specify the same index more than once in a single array expression.
- For `type:value`, if the element or subarray type of the array matches this type, then each element or subarray shall be set to the value. The value must be castable to the array element or subarray type. Otherwise, if the array is multidimensional, then there is a recursive descent into each subarray of the array using the rules in this clause and the type and default keys. Otherwise, if the array is an array of structures, there is a recursive descent into each element of the array using the rules for structure assignment patterns and the type and default keys. If more than one type matches the same element, the last value shall be used.

- The `default : value` applies to elements or subarrays that are not matched by either index or type key. If the type of the element or subarray is a simple bit vector type, matches the self-determined type of the value, or is not an array or structure type, then the value is evaluated in the context of each assignment to an element or subarray by the default and must be castable to the type of the element or subarray; otherwise, an error is generated. For unmatched subarrays, the type and default specifiers are applied recursively according to the rules in this clause to each of its elements or subarrays. For unmatched structure elements, the type and default keys are applied to the element according to the rules for structures.

Every element shall be covered by one of these rules.

If the type key, default key, or replication operator is used on an expression with side effects, the number of times that expression evaluates is undefined.

Structure Assignment Patterns

A structure can be constructed and deconstructed with a structure assignment pattern built from member expressions using braces and commas, with the members in declaration order. Replicate operators can be used to set the values for the exact number of members. Each member expression shall be evaluated in the context of an assignment to the type of the corresponding member in the structure. It can also be built with the names of the members

```
module mod1;

typedef struct {
    int x;
    int y;
} st;
```

```

st s1;
int k = 1;

initial begin
#1 s1 = '{1, 2+k}// by position
#1 $display( s1.x, s1.y);
#1 s1 = '{x:2, y:3+k};by name
#1 $display( s1);
#1 $finish;
end
endmodule

```

It can sometimes be useful to set structure members to a value without having to keep track of how many members there are or what the names are. This can be done with the `default` keyword:

```
initial s1 = '{default:2}; // sets x and y to 2
```

The '`{member:value}`' or '`{data_type: default_value}`' syntax can also be used:

```
ab abkey[1:0] = '{'{'a:1, b:1.0}, '{int:2, shortreal:2.0}};
```

Use of the `default` keyword applies to members in nested structures or elements in unpacked arrays in structures.

```

struct {
    int A;
    struct {
        int B, C;
    } BC1, BC2;
} ABC, DEF;

ABC = '{A:1, BC1:{B:2, C:3}, BC2:{B:4,C:5}};
DEF = '{default:10};

```

To deal with the problem of members of different types, a type can be used as the key. This overrides the default for members of that type:

```

typedef struct {
    logic [7:0] a;
    bit b;
    bit signed [31:0] c;
    string s;
} sa;

sa s2;
initial s2 = '{int:1, default:0, string:""};
// set all to 0 except the array of bits to 1 and string to ""

Similarly, an individual member can be set to override the general
default and the type default:

```

```

initial #10 s1 = '{default:'1, s : ""};
// set all to 1 except s to ""

```

SystemVerilog determines the context of the braces when used in the context of an assignment.

The matching rules are as follows:

- A **member:value** specifies an explicit value for a named member of the structure. The named member must be at the top level of the structure; a member with the same name in some level of substructure shall not be set. The value must be castable to the member type and is evaluated in the context of an assignment to the named member; otherwise, an error is generated.
- The **type:value** specifies an explicit value for each field in the structure whose type matches the type (see “[Matching Types](#)” on [page 163](#)) and has not been set by a field name key above. If the same type key is mentioned more than once, the last value is used. The value is evaluated in the context of an assignment to the matching type.

- The `default : value` applies to members that are not matched by either member name or type key. If the member type is a simple bit vector type, matches the self-determined type of the value, or is not an array or structure type, then the value is evaluated in the context of each assignment to a member by the default and must be castable to the member type; otherwise, an error is generated. For unmatched structure members, the type and default specifiers are applied recursively according to the rules in this clause to each member of the substructure. For unmatched array members, the type and default keys are applied to the array according to the rules for arrays.

Every member must be covered by one of these rules.

If the type key, default key, or replication operator is used on an expression with side effects, the number of times that expression evaluates is undefined.

Aggregate Expressions

Unpacked structure and array data objects, as well as unpacked structure and array constructors, can all be used as aggregate expressions. A multi-element slice of an unpacked array can also be used as an aggregate expression.

Aggregate expressions can be copied in an assignment, through a port, or as an argument to a task or function. Aggregate expressions can also be compared with equality or inequality operators. To be copied or compared, the type of an aggregate expression must be equivalent. See “[Equivalent Types](#)” on page [165](#).

Conditional Operator

```
conditional_expression ::= //See "Expressions" on page 1005
    cond_predicate ? { attribute_instance } expression : expression
cond_predicate ::= //See "Conditional Statements" on page 994
    expression_or_cond_pattern { &&& expression_or_cond_pattern }
expression_or_cond_pattern ::= expression | cond_pattern
cond_pattern ::= expression matches pattern
```

Figure 8-3 Conditional operator syntax (excerpt from “Formal Syntax” on page 965)

This subclause describes the traditional notation where *cond_predicate* is just a single expression. SystemVerilog also allows *cond_predicate* to perform pattern matching, and this is described in “[Selection Statements](#)” on page 271.

As defined in Verilog, if *cond_predicate* is true, the operator returns first *expression*; if false, it returns second *expression*. If *cond_predicate* evaluates to an ambiguous value (x or z), then both first *expression* and second *expression* shall be evaluated, and their results shall be combined bit by bit.

SystemVerilog extends the conditional operator to nonintegral types and aggregate expressions using the following rules:

- If both first *expression* and second *expression* are of integral type, the operation proceeds as defined.
- If first *expression* or second *expression* is an integral type and the opposing expression can be implicitly cast to an integral type, the cast is made and proceeds as defined.
- For all other cases, the type of first *expression* and second *expression* must be equivalent.

If *cond_predicate* evaluates to an ambiguous value, then both first expression and second expression shall be evaluated, and their results shall be combined element by element. If the elements match, the element is returned. If they do not match, then the default-uninitialized value for that element's type shall be returned.

Set Membership

SystemVerilog supports singular value sets and set membership operators.

The syntax for the set membership operator is as follows:

inside_expression ::= expression **inside** { open_range_list } //See "Expressions" on page 1005

Figure 8-4 Inside expression syntax (excerpt from “Formal Syntax” on page 965)

The expression on the left-hand side of the **inside** operator is any singular expression.

The set-membership open_range_list on the right-hand side of the **inside** operator is a comma-separated list of expressions or ranges. If an expression in the list is an aggregate array, its elements are traversed by descending into the array until reaching a singular value. The members of the set are scanned until a match is found and the operation returns 1'b1. Values can be repeated; therefore, values and value ranges can overlap. The order of evaluation of the expressions and ranges is nondeterministic.

```
int a, b, c;
if ( a inside {b, c} ) ...
int array [$] = '{3,4,5};
if ( ex inside {1, 2, array} ) ... // same as { 1, 2, 3, 4, 5}
```

The `inside` operator uses the equality (`==`) operator on nonintegral expressions to perform the comparison. If no match is found, the `inside` operator returns `1'b0`. Integral expressions use the wildcard equality (`==?`) operator so that an x or z bit in a value in the set is treated as a do-not-care in that bit position (see “[Wild Equality and Wild Inequality” on page 217](#)). As with wildcard equality, an x or z in the expression on the left-hand side of the `inside` operator is not treated as a do-not-care.

```
logic [2:0] val;
while ( val inside {3'b1?1} ) ... // matches 3'b101, 3'b111,
3'b1x1, 3'b1z1
```

If no match is found, but some of the comparisons result in x, the `inside` operator shall return `1'bx`. The return value is effectively the or reduction of all the comparisons in the set with the expression on the left-hand side.

```
wire r;
assign r=3'bz11 inside {3'b1?1, 3'b011};// r = 1'bx
```

A range can be specified with a low and high bound enclosed by square braces [] and separated by a colon (:), as in `[low_bound:high_bound]`. A bound specified by \$ shall represent the lowest or highest value for the type of the expression on the left-hand side. A match is found if the expression on the left-hand side is inclusively within the range. When specifying a range, the expressions must be of a singular type for which the relation operators (`<=`, `>=`) are defined. If the bound to the left of the colon is greater than the bound to the right, the range is empty and contains no values. For example:

```
bit ba = a inside { [16:23], [32:47] };
string I;
if (I inside {[ "a rock": "hard place"]}) ...
    // I between "a rock" and a "hard place"
```

9

Scheduling Semantics

Execution of a Hardware Model and its Verification Environment

Note:

This clause gives an overview of the interactions between these elements, especially with respect to the scheduling and execution of events. Although SystemVerilog is not limited to simulation, the semantics of the language is defined for event-directed simulation, and other uses of the HDL are abstracted from this base definition.

Event Simulation

The SystemVerilog language is defined in terms of a discrete event execution model. The discrete event simulation is described in more detail in this clause to provide a context to describe the meaning and valid interpretation of SystemVerilog constructs. These resulting definitions provide the standard SystemVerilog reference algorithm for simulation, which all compliant simulators shall implement. Within the following event execution model definitions, there is a great deal of choice, and differences in some details of execution are to be expected between different simulators. In addition, SystemVerilog simulators are free to use different algorithms from those described in this clause, provided the user-visible effect is consistent with the reference algorithm.

A SystemVerilog description consists of connected threads of execution or processes. Processes are objects that can be evaluated, that can have state, and that can respond to changes on their inputs to produce outputs. Processes are concurrently scheduled elements, such as `initial` blocks. Example of processes include, but are not limited to, `primitives`; `initial`, `always`, `always_comb`, `always_latch`, and `always_ff` procedural blocks; continuous assignments; asynchronous tasks; and procedural assignment statements.

Every change in state of a net or variable in the system description being simulated is considered an update event.

Processes are sensitive to update events. When an update event is executed, all the processes that are sensitive to that event are considered for evaluation in an arbitrary order. The evaluation of a process is also an event, known as an *evaluation event*.

Evaluation events also include PLI callbacks, which are points in the execution model where PLI application routines can be called from the simulation kernel.

In addition to events, another key aspect of a simulator is time. The term *simulation time* is used to refer to the time value maintained by the simulator to model the actual time it would take for the system description being simulated. The term *time* is used interchangeably with simulation time in this clause.

To fully support clear and predictable interactions, a single time slot is divided into multiple regions where events can be scheduled that provide for an ordering of particular types of execution. This allows properties and checkers to sample data when the design under test is in a stable state. Property expressions can be safely evaluated, and testbenches can react to both properties and checkers with zero delay, all in a predictable manner. This same mechanism also allows for nonzero delays in the design, clock propagation, and/or stimulus and response code to be mixed freely and consistently with cycle-accurate descriptions.

The Stratified Event Scheduler

A compliant SystemVerilog simulator must maintain some form of data structure that allows events to be dynamically scheduled, executed, and removed as the simulator advances through time. The data structure is normally implemented as a time-ordered set of linked lists, which are divided and subdivided in a well-defined manner.

The first division is by time. Every event has one and only one simulation execution time, which at any given point during simulation can be the current time or some future time. All scheduled events at a specific time define a time slot.

Simulation proceeds by executing and removing all events in the current simulation time slot before moving on to the next nonempty time slot, in time order. This procedure guarantees that the simulator never goes backwards in time.

A time slot is divided into a set of ordered regions:

1. Preponed
2. Pre-active
3. Active
4. Inactive
5. Pre-NBA
6. NBA
7. Post-NBA
8. Observed
9. Post-observed
10. Reactive
11. Re-inactive
12. Pre-postponed
13. Postponed

The purpose of dividing a time slot into these ordered regions is to provide predictable interactions between the design and testbench code.

Except for the Observed, Reactive, and Re-inactive regions and the Post-observed PLI region, these regions essentially encompass IEEE 1364 reference model for simulation, with exactly the same level of determinism. In other words, legacy Verilog code shall continue to run correctly without modification within the new mechanism. The Postponed region is where the monitoring of signals, and other similar events, takes place. No new value changes are allowed to happen in the time slot once the Postponed region is reached.

The Observed, Reactive, and Re-inactive regions are new in this standard, and events are only scheduled into these new regions from new language constructs.

The Observed region is for the evaluation of the property expressions when they are triggered. A criterion for this determinism is that the property evaluations must only occur once in any clock triggering time slot. During the property evaluation, pass/fail code shall be scheduled in the Reactive region of the current time slot. PLI callbacks are not allowed in the Observed region.

The new `#1step` sampling delay provides the ability to sample data immediately before entering the current time slot and is a preferred construct over other equivalent constructs because it allows the `1step` time delay to be parameterized. This `#1step` construct is a conceptual mechanism that provides a method for defining when sampling takes place and does not require that an event be created in this previous time slot. Conceptually, this `#1step` sampling is identical to taking the data samples in the Preponed region of the current time slot.

The code specified in the program block and the pass/fail code from property expressions are scheduled in the Reactive region. A #₀ control delay specified in a program block schedules the process for resumption in the Re-inactive region. The Re-inactive region is the program block dual of the Inactive region (see below).

The Pre-active, Pre-NBA, and Post-NBA regions are new in this standard but support existing PLI callbacks. The Post-observed region is new in this standard and has been added for PLI support.

The Pre-active region provides for a PLI callback control point that allows PLI application routines to read and write values and create events before events in the Active region are evaluated (see [“The PLI Callback Control Points” on page 260](#)).

The Pre-NBA region provides for a PLI callback control point that allows PLI application routines to read and write values and create events before the events in the NBA region are evaluated (see [“The PLI Callback Control Points” on page 260](#)).

The Post-NBA region provides for a PLI callback control point that allows PLI application routines to read and write values and create events after the events in the NBA region are evaluated (see [“The PLI Callback Control Points” on page 260](#)).

The Post-observed region provides for a PLI callback control point that allows PLI application routines to read values after properties are evaluated (in Observed or earlier region).

Note:

The PLI currently does not schedule callbacks in the Post-observed region.

The Pre-postponed region provides a PLI callback control point that allows PLI application routines to read and write values and create events after processing all other regions except the Postponed region.

The flow of execution of the event regions is specified in [Figure 9-1](#).

The Active, Inactive, Pre-NBA, NBA, Post-NBA, Observed, Post-observed, Reactive, Re-inactive, and Prepostponed regions are known as the *iterative* regions.

The Preponed region provides for a PLI callback control point that allows PLI application routines to access data at the current time slot before any net or variable has changed state. Within this region, it is illegal to write values to any net or variable or to schedule an event in any other region within the current time slot.

Note:

The PLI currently does not schedule callbacks in the Preponed region.

The Active region holds current events being evaluated and can be processed in any order.


The Inactive region holds the events to be evaluated after all the active events are processed.

An *explicit #0* delay control requires that the process be suspended and an event scheduled into the Inactive region (or Re-inactive for program blocks) of the current time slot so that the process can be resumed in the next inactive to active iteration.

A nonblocking assignment creates an event in the NBA region, scheduled for the current or a later simulation time.

The Postponed region provides for a PLI callback control point that allows PLI application routines to be suspended until after all the Active, Inactive, NBA, Observed, Reactive, and Re-inactive regions have completed. Within this region, it is illegal to write values to any net or variable or to schedule an event in any previous region within the current time slot.

Figure 9-1 The SystemVerilog flow of time slots and event regions



The SystemVerilog Simulation Reference Algorithm

```
execute_simulation {
    T = 0;
    initialize the values of all nets and variables;
    schedule all initialization events into time 0 slot;

    while (some time slot is nonempty) {
        move to the next future nonempty time slot and set T;
        execute_time_slot (T);
    }
}

execute_time_slot {
    execute_region (preponed);
    execute_region (pre-active);
    while (any region in [active ... pre-postponed] is nonempty) {
        while (any region in [active ... post-observed] is nonempty) {
            execute_region (active);
            R = first nonempty region in [active ... post-observed];
            if (R is nonempty)
                move events in R to the active region;
        }
        while (any region in [reactive ... re-inactive] is nonempty) {
            execute_region (reactive);
            R = first nonempty region in [reactive ... re-inactive];
            if (R is nonempty)
                move events in R to the reactive region;
        }
        if (all regions in [active ... re-inactive] are empty)
            execute_region (pre-postponed);
    }
    execute_region (postponed);
}

execute_region {
    while (region is nonempty) {
        E = any event from region;
        remove E from the region;
        if (E is an update event) {
            update the modified object;
            evaluate processes sensitive to the object and possibly
                schedule further events for execution;
        } else { /* E is an evaluation event */
            evaluate the process associated with the event and possibly
                schedule further events for execution;
        }
    }
}
```

```

        }
    }
}

```

The Iterative regions and their order are Active, Inactive, Pre-NBA, NBA, Post-NBA, Observed, Post-observed, Reactive, Re-inactive, and Pre-postponed. As shown in the algorithm, once the Reactive or Re-Inactive regions are processed, iteration over the other regions does not resume until these two regions are empty.

The PLI Callback Control Points

There are two kinds of PLI callbacks: those that are executed immediately when some specific activity occurs and those that are explicitly registered as a one-shot evaluation event.

[Table 9-1](#) provides the mapping from the various PLI callbacks.

Table 9-1 PLI callbacks

Callback	Event region
cbAfterDelay	Pre-active
cbNextSimTime	Pre-active
cbReadWriteSynch	Pre-NBA or Post-NBA
cbAtStartOfSimTime	Pre-active
cbNBASynch	Pre-NBA
cbAtEndOfSimTime	Pre-postponed
cbReadOnlySynch	Postponed

10

Procedural Statements and Control Flow

Procedural statements are introduced by the following:

initial // enable this statement at the beginning of simulation and execute it only once

final // do this statement once at the end of simulation

always, always_comb, always_latch, always_ff // loop forever (see “[Processes](#)” on page 301 on processes)

task // do these statements whenever the task is called

function // do these statements whenever the function is called and return a value

SystemVerilog has the following types of control flow within a process:

- Selection, loops, and jumps
- Task and function calls
- Sequential and parallel blocks
- Timing control

Verilog procedural statements are in `initial` or `always` blocks, tasks, or functions. SystemVerilog adds a `final` block that executes at the end of simulation.

Verilog includes most of the statement types of C, except for `do...while`, `break`, `continue`, `return`, and `goto`. Verilog has the `repeat` statement, which C does not, and the `disable`. The use of the Verilog `disable` to carry out the functionality of `break` and `continue` requires the user to invent block names and introduces the opportunity for error.

SystemVerilog adds C-like `break`, `continue`, and `return` functionality, which do not require the use of block names.

Loops with a test at the end are sometimes useful to save duplication of the loop body. SystemVerilog adds a C-like `do...while` loop for this capability.

Verilog provides two overlapping methods for procedurally adding and removing drivers for variables: the `force`/`release` statements and the `assign`/`deassign` statements. The `force`/`release` statements can also be used to add or remove drivers for nets in addition to variables. A `force` statement targeting a variable that is currently the target of an `assign` shall override that `assign`; however, once the `force` is released, the `assign`'s effect again shall be visible.

The keyword **assign** is much more commonly used for the somewhat similar, yet quite different, purpose of defining permanent drivers of values to nets.

SystemVerilog **final** blocks execute in an arbitrary but deterministic sequential order. This is possible because **final** blocks are limited to the legal set of statements allowed for functions. SystemVerilog does not specify the ordering, but implementations should define rules that preserve the ordering between runs. This helps keep the output log file stable because **final** blocks are mainly used for displaying statistics.

Statements

The syntax for procedural statements is as follows:

```
statement_or_null ::=  
    statement  
    | { attribute_instance } ;  
statement ::= [ block_identifier : ] { attribute_instance } statement_item  
statement_item ::=  
    blocking_assignment;  
    nonblocking_assignment;  
    procedural_continuous_assignment ;  
    case_statement  
    conditional_statement  
    inc_or_dec_expression ;  
    subroutine_call_statement  
    disable_statement  
    event_trigger  
    loop_statement  
    jump_statement  
    par_block  
    procedural_timing_control_statement  
    seq_block  
    wait_statement  
    procedural_assertion_statement
```

```

|   clocking_drive;
|   randsequence_statement
|   randcase_statement
|   expect_property_statement

```

Figure 10-1 Procedural statement syntax (excerpt from “Formal Syntax” on page 965)

Blocking and Nonblocking Assignments

```

blocking_assignment ::= 
    variable_lvalue = delay_or_event_control expression
| 
    hierarchical_dynamic_array_variable_identifier = dynamic_array_new
    [ implicit_class_handle . | class_scope | package_scope ]
hierarchical_variable_identifier
    select = class_new
| 
    operator_assignment
operator_assignment ::= variable_lvalue assignment_operator expression
assignment_operator ::= 
    = | += | -= | *= | /= | %= | &= | |= | ^= | <<= | >>= | <<<= | >>>=
nonblocking_assignment ::= variable_lvalue <= [ delay_or_event_control ] expression

```

Figure 10-2 Blocking and nonblocking assignment syntax (excerpt from “Formal Syntax” on page 965)

Note:

VCS does not support non-blocking assignment with intra-assignment delay control in program blocks.

The following assignments are allowed in both Verilog and SystemVerilog:

```

#1 r = a;
r = #1 a;
r <= a;
@C r = a;
r = @C a;
r <= @C a;

```

SystemVerilog also allows a time unit to be specified in the assignment statement, as follows:

```
#1ns r = a;  
r = #1ns a;
```

It shall be illegal to make nonblocking assignments to automatic variables.

The size of the left-hand side of an assignment forms the context for the right-hand expression. If the left-hand side is smaller than the right-hand side, information can be lost, and a warning can be given.

Selection Statements

```
conditional_statement ::=  
    if ( cond_predicate ) statement_or_null [ else statement_or_null ]  
    | unique_priority_if_statement  
unique_priority_if_statement ::=  
    [ unique_priority ] if ( cond_predicate ) statement_or_null  
        { else if ( cond_predicate ) statement_or_null }  
        [ else statement_or_null ]  
unique_priority ::= unique | priority  
cond_predicate ::=  
    expression_or_cond_pattern { && & expression_or_cond_pattern }  
expression_or_cond_pattern ::=  
    expression | cond_pattern  
cond_pattern ::= expression matches pattern  
case_statement ::=  
    [ unique_priority ] case_keyword ( expression ) case_item { case_item } endcase  
    | [ unique_priority ] case_keyword( expression ) matches case_pattern_item { case_pattern_item }  
        endcase  
    | [ unique_priority ] case ( expression ) inside case_inside_item { case_inside_item } endcase  
case_keyword ::= case | casez | casex  
case_item ::=
```

```

expression { , expression } : statement_or_null
|   default [ : ] statement_or_null
case_pattern_item ::= 
    pattern [ &&& expression ] : statement_or_null
|   default [ : ] statement_or_null
case_inside_item ::= 
    open_range_list : statement_or_null
|   default [ : ] statement_or_null

```

Figure 10-3 Selection statement syntax (excerpt from “Formal Syntax” on page 965)

In Verilog, an `if (expression)` is evaluated as a boolean so that if the result of the expression is 0 or X, the test is considered false.

SystemVerilog adds the keywords `unique` and `priority`, which can be used before an `if`. If either keyword is used, it shall be a warning for no condition to match unless there is an explicit `else`. For example:

```

unique if ((a==0) || (a==1)) $display("0 or 1");
else if (a == 2) $display("2");
else if (a == 4) $display("4"); // values 3,5,6,7 cause a
                                // warning

priority if (a[2:1]==0) $display("0 or 1");
else if (a[2] == 0) $display("2 or 3");
else $display("4 to 7"); // covers all other possible values,
                           // so no warning

```

A `unique if` asserts that there is no overlap in a series of `if...else...if` conditions, i.e., they are mutually exclusive and hence it is safe for the expressions to be evaluated in parallel. In a `unique if`, it shall be legal for a condition to be evaluated at any time after entrance into the series and before the value of the condition is needed. A `unique if` shall be illegal if, for any such interleaving of evaluation and use of the conditions, more than one

condition is true. For an illegal `unique if`, an implementation shall be required to issue a warning, unless it can demonstrate a legal interleaving so that no more than one condition is true.

To implement this requirement, an implementation can continue the evaluation of conditions after a first true condition has been found and even after the execution of the statement associated with the first true condition. However, the statements associated with any additional true conditions shall not be executed. An implementation shall also issue a warning if it determines that no condition is true, or it is possible that no condition is true, and the final `if` does not have a corresponding `else`.

A priority `if` indicates that a series of `if...else...if` conditions shall be evaluated in the order listed. In the preceding example, if the variable `a` had a value of 0, it would satisfy both the first and second conditions, requiring priority logic. An implementation shall also issue a warning if it determines that no condition is true, or it is possible that no condition is true, and the final `if` does not have a corresponding `else`.

The `unique` and `priority` keywords apply to the entire series of `if...else...if` conditions. In the preceding examples, it would have been illegal to insert either keyword after any of the occurrences of `else`. To nest another `if` statement within such a series of conditions, a `begin...end` block should be used.

In Verilog, there are three types of case statements, introduced by `case`, `casez`, and `casex`. With SystemVerilog, each of these can be qualified by `priority` or `unique`. A `priority` case shall act on the first match only. A `unique` case asserts that there are no overlapping case items and hence that it is safe for the case items to be evaluated in parallel. In a `unique` case, it shall be legal to evaluate a case item expression at any time after the evaluation of

the case expression and before the evaluation of the corresponding comparison. A `unique` case shall be illegal if, for any such interleaving of evaluations and comparisons, more than one case item matches the case expression. For an illegal `unique` case, an implementation shall be required to issue a warning message, unless it can demonstrate a legal interleaving of evaluations and comparisons so that no more than one case item matches the case expression. To implement this requirement, an implementation can continue the evaluations and comparisons after the termination of the usual linear search and even after the execution of the statement associated with the first matching case item. However, the statements associated with any additional matching case items shall not be executed.

If the case is qualified as `priority` or `unique`, the simulator shall issue a warning message if no case item matches. These warnings can be issued at either compile time or run time, as soon as it is possible to determine the illegal condition.

Note:

By specifying `unique` or `priority`, it is not necessary to code a default case to trap unexpected case values.

Consider the following example:

```
bit [2:0] a;
unique case(a) // values 3,5,6,7 cause a warning
    0,1: $display("0 or 1");
    2: $display("2");
    4: $display("4");
endcase

priority casez(a) // values 4,5,6,7 cause a warning
    3'b00?: $display("0 or 1");
    3'b0?: $display("2 or 3");
```

endcase

The keyword `inside` can be used after the parenthesized expression to indicate a set membership (see “[Set Membership](#)” on [page 235](#)) `case...inside` statement. In a `case...inside` statement, the `case` expression shall be compared with each `case item` expression (`open_range_list`) using the `set membership inside` operator. The `inside` operator uses asymmetric wild card matching (see “[Wild Equality and Wild Inequality](#)” on [page 217](#)). Accordingly, the `case` expression shall be the left operand, and each `case item` expression shall be the right operand. The `case` expression given in parentheses and each `case item` expression in braces shall be evaluated in the order specified by a normal `case`, unique `case`, or priority `case` statement. A `case item` shall be matched when the `inside` operation compares the `case` expression to the `case item` expression and returns `1'b1` and no match when the operation returns `1'b0` or `1'bx`. If all comparisons do not match and the default item is given, the default item statement shall be executed.

For example:

```
logic [2:0] status;
always @(posedge clock)
    priority case (status) inside
        1, 3 : task1; // matches b001 and b011
        3'b0?0, [4:7] : task2; // matches b000 b010 b0x0 b0z0
                                // b100 b101 b110 b111
    endcase // priority case fails all other values including
            // b00x b01x bxxx
```

Loop Statements

`loop_statement ::=`

```

        forever statement_or_null
|
| repeat ( expression ) statement_or_null
| while ( expression ) statement_or_null
| for ( for_initialization ; expression ; for_step )
|           statement_or_null
| do statement_or_null while ( expression );
| foreach ( array_identifier [ loop_variables ] ) statement
for_initialization ::=

        list_of_variable_assignments
|
| for_variable_declaration { , for_variable_declaration }

for_variable_declaration ::=

        data_type variable_identifier = expression { , variable_identifier = expression }

for_step ::= for_step_assignment { , for_step_assignment }

for_step_assignment ::=

        operator_assignment
|
| inc_or_dec_expression
|
| function_subroutine_call

loop_variables ::= [ index_variable_identifier ] { , [ index_variable_identifier ] }

```

Figure 10-4 Loop statement syntax (excerpt from “Formal Syntax” on page 965)

Verilog provides `for`, `while`, `repeat` and `forever` loops. SystemVerilog enhances the Verilog `for` loop, and adds a `do...while` loop and a `foreach` loop.

The do...while Loop

```
do statement while(condition) // as C
```

The condition can be any expression that can be treated as a boolean. It is evaluated after the statement.

Enhanced for Loop

In Verilog, the variable used to control a `for` loop must be declared prior to the loop. If loops in two or more parallel procedures use the same loop control variable, there is a potential of one loop modifying the variable while other loops are still using it.

SystemVerilog adds the ability to declare the `for` loop control variable within the `for` loop. This creates a local variable within the loop. Other parallel loops cannot inadvertently affect the loop control variable. For example:

```
module foo;
    initial begin
        for (int i = 0; i <= 255; i++)
            ...
    end

    initial begin
        loop2: for (int i = 15; i >= 0; i--)
            ...
    end
endmodule
```

The local variable declared within a `for` loop is equivalent to declaring an automatic variable in an unnamed block.

Verilog only permits a single `initial` statement and a single step assignment within a `for` loop. SystemVerilog allows the `initial` declaration or assignment statement to be one or more comma-separated statements. The step assignment can also be one or more comma-separated assignment statements.

```
for ( int count = 0; count < 3; count++ )
    value = value +((a[count]) * (count+1));

for ( int count = 0, done = 0, j = 0; j * count < 125; j++,
      count++)
    $display("Value j = %d\n", j );
```

In a `for` loop initialization, either all or none of the control variables are locally declared. In the second loop of the last example, `count`, `done`, and `j` are all locally declared. The following would be illegal because it is attempting to locally declare `y` whereas `x` was not locally declared:

```
for (x = 0, int y = 0; ...)  
...
```

In a `for` loop initialization that declares multiple local variables, the initialization expression of a local variable can use earlier local variables.

```
for (int i = 0, j = i+offset; i < N; i++,j++)  
...
```

The foreach Loop

The `foreach` construct specifies iteration over the elements of an array. Its argument is an identifier that designates any type of array (fixed-size, dynamic, or associative) followed by a list of loop variables enclosed in square brackets. Each loop variable corresponds to one of the dimensions of the array. The `foreach` construct is similar to a repeat loop that uses the array bounds to specify the repeat count instead of an expression.

Examples:

```
string words [2] = '{ "hello", "world" };  
int prod [1:8] [1:3];  
  
foreach( words [ j ] )  
    $display( j , words[j] );// print each index and value  
  
foreach( prod[ k, m ] )  
    prod[k][m] = k * m; // initialize
```

The number of loop variables must match the number of dimensions of the array variable. Empty loop variables can be used to indicate no iteration over that dimension of the array, and contiguous empty loop variables towards the end can be omitted. Loop variables are automatic and read-only, and their scope is local to the loop. The type of each loop variable is implicitly declared to be consistent with the type of array index. It shall be an error for any loop variable to have the same identifier as the array.

The mapping of loop variables to array indexes is determined by the dimension cardinality, as described in [“Array Querying System Functions” on page 774](#). The `foreach` arranges for higher cardinality indexes to change more rapidly.

```
//      1  2   3           3   4       1   2   ->
Dimension numbers
int A [2] [3] [4];     bit [3:0] [2:1] B [5:1] [4];

foreach( A [ i, j, k ] ) ...
foreach( B [ q, r, , s ] ) ...
```

The first `foreach` causes `i` to iterate from 0 to 1, `j` from 0 to 2, and `k` from 0 to 3. The second `foreach` causes `q` to iterate from 5 to 1, `r` from 0 to 3, and `s` from 2 to 1 (iteration over the third index is skipped).

Multiple loop variables correspond to nested loops that iterate over the given indexes. The nesting of the loops is determined by the dimension cardinality; outer loops correspond to lower cardinality indexes. In the first example above, the outermost loop iterates over `i`, and the innermost loop iterates over `k`.

When loop variables are used in expressions other than as indexes to the designated array, they are auto-cast into a type consistent with the type of index. For fixed-size and dynamic arrays, the auto-cast type is `int`. For associative arrays indexed by a specific index type,

the auto-cast type is the same as the index type. For associative arrays indexed by a wildcard index (*), the auto-cast type is longint unsigned. To use different types, an explicit cast can be used.

Jump Statements

```
jump_statement ::=  
    return [ expression ] ;  
    break ;  
    continue ;
```

Figure 10-5 Jump statement syntax (excerpt from “Formal Syntax” on page 965)

SystemVerilog adds the C jump statements break, continue, and return.

```
break// out of loop as C  
continue// skip to end of loop as C  
return //expression exit from a function  
return // exit from a task or void function
```

The continue and break statements can only be used in a loop. The continue statement jumps to the end of the loop and executes the loop control if present. The break statement jumps out of the loop. The continue and break statements cannot be used inside a fork...join block to control a loop outside the fork...join block.

The return statement can only be used in a task or function. In a function returning a value, the return must have an expression of the correct type.

Note:

SystemVerilog does not include the C goto statement.

Final Blocks

The `final` block is like an `initial` block, defining a procedural block of statements, except that it occurs at the end of simulation time and executes without delays. A `final` block is typically used to display statistical information about the simulation.

`final_construct ::= final function_statement`

Figure 10-6 Final block syntax (excerpt from “Formal Syntax” on page 965)

The only statements allowed inside a `final` block are those permitted inside a function declaration. This guarantees that they execute within a single simulation cycle. Unlike an `initial` block, the `final` block does not execute as a separate process; instead, it executes in zero time, the same as a function call.

A `final` block executes when simulation ends due to an explicit or implicit call to `$finish`.

```
final
begin
    $display("Number of cycles executed %d", $time/
period);
    $display("Final PC = %h", PC);
end
```

Execution of `$finish`, `tf_dofinish()`, or `vpi_control(vpiFinish, ...)` from within a `final` block shall cause the simulation to end immediately. A `final` block can only trigger once in a simulation.

A final block shall execute before any PLI callbacks that indicate the end of simulation.

Named Blocks

```
seq_block ::=  
    begin [ : block_identifier ] { block_item_declaration } { statement_or_null }  
    end [ : block_identifier ]  
par_block ::=  
    fork [ : block_identifier ] { block_item_declaration } { statement_or_null }  
    join_keyword [ : block_identifier ]  
join_keyword ::= join | join_any | join_none
```

Figure 10-7 *Blocks and labels syntax (excerpt from “Formal Syntax” on page 965)*

Verilog allows a begin...end, fork...join, fork...join_any, or fork...join_none statement block to be named. A named block is used to identify the entire statement block. A named block creates a new hierarchy scope. The block name is specified after the **begin** or **fork** keyword, preceded by a colon. For example:

```
begin : blockA // Verilog named block  
...  
end
```

SystemVerilog allows a matching block name to be specified after the block end, join, join_any, or join_none keyword, preceded by a colon. This can help document which end or join, join_any, or join_none is associated with which begin or fork when there are nested blocks. A name at the end of the block is not required. It shall be an error if the name at the end is different from the block name at the beginning.

```
begin: blockB // block name after the begin or fork  
...
```

```
end: blockB
```

See “[fork...join](#)” on page 306 for additional discussion on `fork...join`, `fork...join_any`, or `fork...join_none`.

Disable

SystemVerilog has `break` and `continue` to break out of or continue the execution of loops. The Verilog `disable` can also be used to break out of or continue a loop, but is more awkward than using `break` or `continue`. The `disable` is also allowed to disable a named block, which does not contain the `disable` statement. If the block is currently executing, this causes control to jump to the statement immediately after the block. If the block is a loop body, it acts like a `continue`. If the block is not currently executing, the `disable` has no effect.

SystemVerilog has `return` from a task, but `disable` is also supported. If `disable` is applied to a named task, all current executions of the task are disabled.

```
module ...
  always always1: begin ... t1: task1( ); ... end
  ...
endmodule

always begin
  ...
  disable u1.always1.t1;
  // exit task1, which was called from always1 (static)
end
```

Event Control

```
delay_or_event_control ::=  
    delay_control  
  |      event_control  
  |      repeat ( expression ) event_control  
delay_control ::=  
    # delay_value  
  |      # ( mintypmax_expression )  
event_control ::=  
    @ hierarchical_event_identifier  
  |      @ ( event_expression )  
  |      @*  
  |      @ (*)  
  |      @ sequence_instance  
event_expression ::=  
    [ edge_identifier ] expression [ iff expression ]  
  |      sequence_instance [ iff expression ]  
  |      event_expression or event_expression  
  |      event_expression , event_expression  
edge_identifier ::= posedge | negedge
```

Figure 10-8 Delay and event control syntax (excerpt from “Formal Syntax” on page 965)

Any change in a variable or net can be detected using the @ event control, as in Verilog. If the expression evaluates to a result of more than 1 bit, a change on any of the bits of the result (including an x to z change) shall trigger the event control.

SystemVerilog adds an **iff** qualifier to the @ event control.

```
module latch (output logic [31:0] y, input [31:0] a,  
input enable);  
    always @(a iff enable == 1)  
        y <= a; //latch is in transparent mode  
endmodule
```

The event expression only triggers if the expression after the `iff` is true, in this case when `enable` is equal to 1. This type of expression is evaluated when `a` changes and not when `enable` changes. Also, in similar event expressions of this type, `iff` has precedence over `or`. This can be made clearer by the use of parentheses.

If a variable is not of a 4-state type, then `posedge` and `negedge` refer to transitions from 0 and to 0, respectively.

If the expression denotes a clocking block `input` or `inout`, the event control operator uses the synchronous values, that is, the values sampled by the clocking event. The expression can also denote a clocking block name (with no edge qualifier) to be triggered by the clocking event.

A variable used with the event control can be any one of the integral data types (see “[Integral Types](#)” on page 65) or string. The variable can be either a simple variable or a `ref` argument (variable passed by reference); it can be a member of an array, associative-array, or object (class instance) of the aforementioned types.

Event expressions must return singular values. Aggregate types can be used in an expression provided the expression reduces to a singular value. The object members or aggregate elements can be any type as long as the result of the expression is a singular value.

If the event expression is a reference to a simple object handle or `chandle` variable, an event is created when a write to that variable is not equal to its previous value.

Nonvirtual methods of an object and built-in methods or system functions for an aggregate type are allowed in event control expressions as long as the type of the return value is singular and the method is defined as a function, not a task.

Changing the value of object data members, aggregate elements, or the size of a dynamically sized array referenced by a method or function shall cause the event expression to be reevaluated. An implementation can cause the event expression to be reevaluated when changing the value or size even if the members are not referenced by the method or function.

```
real AOR[];           // dynamic array of reals
byte stream[$];       // queue of bytes
initial wait(AOR.size() > 0) ....;
// waits for array to be allocated
initial wait($bits(stream) > 60)...; waits for total
// number of bits in stream greater than 60

Packet p = new; // Packet 1
Packet q = new; // Packet 2
initial fork
  @(p.status); // Wait for status in Packet 1 to change
  @ q;          // Wait for a change to handle q
  # 10 q = p; // triggers @q. @(p.status) now waits for
// status in Packet 2 to change, if not already different
// from Packet 1
join
```

Sequence Events

A sequence instance can be used in event expressions to control the execution of procedural statements based on the successful match of the sequence. This allows the end point of a named sequence to trigger multiple actions in other processes. “[Sequence syntax \(excerpt from “Formal Syntax” on page 843\)](#)” on page 494

and “[Declaring sequence syntax \(excerpt from “Formal Syntax” on page 843\)](#)” on page 500 describe the syntax for declaring named sequences and sequence instances. A sequence instance can be used directly in an event expression, as shown in “[Delay and event control syntax \(excerpt from “Formal Syntax” on page 965\)](#)” on page 284.

When a sequence instance is specified in an event expression, the process executing the event control shall block until the specified sequence reaches its end point. A sequence reaches its end point whenever there is a match for the entire sequence. A process resumes execution following the Observe region in which the end point is detected.

An example of using a sequence as an event control is shown below.

```
sequence abc;
    @(posedge clk) a ##1 b ##1 c;
endsequence

program test;
    initial begin
        @ abc $display( "Saw a-b-c" );
        L1 : ...
    end
endprogram
```

In the example above, when the named sequence `abc` reaches its end point, the `initial` block in the program block `test` is unblocked, then displays the string “Saw a-b-c”, and continues execution with the statement labeled `L1`. In this case, the end of the sequence acts as the trigger to unblock the event.

A sequence used in an event control is instantiated (as if by an assert property statement); the event control is used to synchronize to the end of the sequence, regardless of its start time. Arguments to these sequences shall be static; automatic variables used as sequence arguments shall result in an error.

Level-sensitive Sequence Controls

The execution of procedural code can be delayed until a sequence termination status is true. This is accomplished using the level-sensitive **wait** statement in conjunction with the built-in method that returns the current end status of a named sequence: triggered.

The triggered sequence method evaluates to true if the given sequence has reached its end point at that particular point in time (in the current time step) and false otherwise. The triggered status of a sequence is set during the Observe region and persists through the remainder of the time step (i.e., until simulation time advances).

For example:

```
sequence abc;
    @(posedge clk) a ##1 b ##1 c;
endsequence

sequence de;
    @(negedge clk) d ##[2:5] e;
endsequence

program check;
    initial begin
        wait( abc.triggered || de.triggered );
        if( abc.triggered )
            $display( "abc succeeded" );
        if( de.triggered )
```

```
        $display( "de succeeded" );
L2 : ...
end
endprogram
```

In the above example, the `initial` block in program check waits for the end point (success) of either sequence abc or sequence de. When either condition evaluates to true, the `wait` statement unblocks the process, displays the sequences that caused the process to unblock, and then continues to execute the statement labeled L2.

Procedural Assign and Deassign Removal

SystemVerilog currently supports the procedural `assign` and `deassign` statements. However, these statements might be removed from future versions of the language. See “[Procedural Assign and Deassign Statements](#)” on page 817.

11

Processes

Verilog has **always** and **initial** blocks that define static processes.

In an **always** block that is used to model combinational logic, forgetting an **else** leads to an unintended latch. To avoid this mistake, SystemVerilog adds specialized **always_comb** and **always_latch** blocks, which indicate design intent to simulation, synthesis, and formal verification tools. SystemVerilog also adds an **always_ff** block to indicate sequential logic.

In systems modeling, one of the key limitations of Verilog is the inability to create processes dynamically, as happens in an operating system. Verilog has the **fork...join** construct, but this still imposes a static limit.

SystemVerilog has both static processes, introduced by **always**, **initial**, or **fork**, and dynamic processes, introduced by built-in **fork...join_any** and **fork...join_none**.

SystemVerilog creates a thread of execution for each **initial** or **always** block, for each parallel statement in a **fork...join** block, and for each dynamic process. Each continuous assignment can also be considered its own thread.

SystemVerilog also introduces dynamic process control constructs that can terminate or wait for processes using their dynamic, parent-child relationship. These are **wait fork** and **disable fork**.

Combinational Logic

SystemVerilog provides a special **always_comb** procedure for modeling combinational logic behavior. For example:

```
always_comb  
  a = b & c;  
  
always_comb  
  d <= #1ns b & c;
```

The **always_comb** procedure provides functionality that is different from a normal **always** procedure:

- There is an inferred sensitivity list that includes the expressions defined in “[Implicit always_comb Sensitivities](#)” on page 303.
- The variables written on the left-hand side of assignments shall not be written to by any other process.

- The procedure is automatically triggered once at time zero, after all `initial` and `always` blocks have been started so that the outputs of the procedure are consistent with the inputs.

The SystemVerilog `always_comb` procedure differs from the Verilog `always @*` in the following ways:

- `always_comb` automatically executes once at time zero, whereas `always @*` waits until a change occurs on a signal in the inferred sensitivity list.
- `always_comb` is sensitive to changes within the contents of a function, whereas `always @*` is only sensitive to changes to the arguments of a function.
- Variables on the left-hand side of assignments within an `always_comb` procedure, including variables from the contents of a called function, shall not be written to by any other processes, whereas `always @*` permits multiple processes to write to the same variable.
- Statements in an `always_comb` shall not include those that block, have blocking timing or event controls, or `fork...join` statements.

Software tools can perform additional checks to warn if the behavior within an `always_comb` procedure does not represent combinational logic, such as if latched behavior can be inferred.

Implicit always_comb Sensitivities

The implicit sensitivity list of an `always_comb` includes the expansions of the longest static prefix of each variable or select expression that is read within the block or within any function called within the block with the following exceptions:

- Any expansion of a variable declared within the block or within any function called within the block.
- Any expression that is also written within the block or within any function called within the block.

For the definition of the longest static prefix, see “[Static Prefixes](#)” on [page 221](#).

Hierarchical function calls and function calls from packages are analyzed as normal functions. References to class objects and method calls of class objects do not add anything to the sensitivity list of an `always_comb`.

Latched Logic

SystemVerilog also provides a special `always_latch` procedure for modeling latched logic behavior. For example:

```
always_latch  
  if(ck) q <= d;
```

The `always_latch` procedure determines its sensitivity and executes identically to the `always_comb` procedure. Software tools can perform additional checks to warn if the behavior within an `always_latch` procedure does not represent latched logic.

Sequential Logic

The SystemVerilog `always_ff` procedure can be used to model synthesizable sequential logic behavior. For example:

```
always_ff @(posedge clock if reset == 0 or posedge  
reset) begin  
    r1 <= reset ? 0 : r2 + 1;  
    ...  
end
```

The `always_ff` block imposes the restriction that it contains one and only one event control and no blocking timing controls. Variables on the left-hand side of assignments within an `always_ff` procedure, including variables from the contents of a called function, shall not be written to by any other process. Software tools can perform additional checks to warn if the behavior within an `always_ff` procedure does not represent sequential logic.

Continuous Assignments

In Verilog, continuous assignments can only drive nets, and not variables.

SystemVerilog removes this restriction and permits continuous assignments to drive nets and variables of any data type. Nets can be driven by multiple continuous assignments or by a mixture of primitives and continuous assignments. Variables can only be driven by one continuous assignment or one primitive output. It shall be an error for a variable driven by a continuous assignment or primitive output to have an initializer in the declaration or any procedural assignment. See also “[Nets, regs, and logic](#)” on page 157.

fork...join

The `fork...join` construct enables the creation of concurrent processes from each of its parallel statements.

The syntax to declare a `fork...join` block is as follows:

```
par_block ::= //See "Parallel and Sequential Blocks" on page 992
            fork [ : block_identifier ] { block_item_declaration } { statement_or_null }
            join_keyword [ : block_identifier ]
join_keyword ::= join | join_any | join_none
```

Figure 11-1 Fork...join block syntax (excerpt from “Formal Syntax” on page 965)

One or more statements can be specified; each statement shall execute as a concurrent process.

A Verilog `fork...join` block always causes the process executing the `fork` statement to block until the termination of all forked processes. With the addition of the `join_any` and `join_none` keywords, SystemVerilog provides three choices for specifying when the parent (forking) process resumes execution (see [Table 11-1](#)).

Table 11-1 Fork...join control options

Option	Description
<code>join</code>	The parent process blocks until all the processes spawned by this fork complete.
<code>join_any</code>	The parent process blocks until any one of the processes spawned by this fork completes.
<code>join_none</code>	The parent process continues to execute concurrently with all the processes spawned by the fork. The spawned processes do not start executing until the parent thread executes a blocking statement.

When defining a **fork...join** block, encapsulating the entire fork within a **begin...end** block causes the entire block to execute as a

```
fork
  begin
    statement1; // one process with 2 statements
    statement2;
  end
join
```

In the following example, two processes are forked. The first one waits for 20 ns and the second waits for the named event **eventA** to be triggered. Because the **join** keyword is specified, the parent process shall block until the two processes complete, i.e., until 20 ns have elapsed and **eventA** has been triggered.

```
fork
  begin
    $display( "First Block\n" );
    # 20ns;
  end
  begin
    $display( "Second Block\n" );
    @eventA;
  end
join
```

A **return** statement within the context of a **fork...join** statement is illegal and shall result in a compilation error. For example:

```
task wait_20;
  fork
    # 20;
    return ;
  // Illegal: cannot return; task lives in another process
  join_none
endtask
```

Variables declared in the block_item_declaration of a `fork...join`, `join_any`, or `join_none` block shall be initialized to their initialization value expression whenever execution enters their scope and before any processes are spawned. Within a `fork...join_any` or `fork...join_none` block, it shall be illegal to refer to formal arguments passed by reference other than in the initialization value expressions of variables declared in a block_item_declaration of the fork. These variables are useful in processes spawned by looping constructs to store unique, per-iteration data. For example:

```
initial
    for( int j = 1; j <= 3; ++j )
        fork
            automatic int k = j; // local copy, k, for each value of j
                #k $write( "%0d", k );
            begin
                automatic int m = j; // the value of m is undetermined
                ...
            end
        join_none
```

The example above generates the output 123.

Process Execution Threads

SystemVerilog creates a thread of execution for the following:

- Each `initial` block
- Each `always` block
- Each parallel statement in a `fork...join` (or `join_any` or `join_none`) statement group

- Each dynamic process

Each continuous assignment can also be considered its own thread.

Process Control

SystemVerilog provides constructs that allow one process to terminate or wait for the completion of other processes. The `wait fork` construct waits for the completion of processes. The `disable fork` construct stops the execution of processes.

Wait fork

The `wait fork` statement is used to ensure that all child processes (processes created by the calling process) have completed their execution.

The syntax for `wait fork` is as follows:

`wait fork ; // from "Timing Control Statements" on page 993`

Specifying `wait fork` causes the calling process to block until all its subprocesses have completed.

Verilog terminates a simulation run when there is no further activity of any kind. SystemVerilog adds the ability to automatically terminate the simulation when all its program blocks finish executing (i.e., they reach the end of their execute block), regardless of the status of any child processes (see “[Program Control Tasks](#)” on page 476). The `wait fork` statement allows a program block to wait for the completion of all its concurrent threads before exiting.

In the following example, in the task `do_test`, the first two processes are spawned, and the task blocks until one of the two processes completes (either `exec1` or `exec2`). Next, two more processes are spawned in the background. The `wait fork` statement shall ensure that the task `do_test` waits for all four spawned processes to complete before returning to its caller.

```
task do_test;
    fork
        exec1();
        exec2();
    join_any
    fork
        exec3();
        exec4();
    join_none
    wait fork; // block until exec1 ... exec4 complete
endtask
```

Disable fork

The `disable fork` statement terminates all active descendants (subprocesses) of the calling process.

The syntax for `disable fork` is as follows:

```
disable fork ; // from "Timing Control Statements" on page
993
```

The `disable fork` statement terminates all descendants of the calling process as well as the descendants of the process's descendants. In other words, if any of the child processes have descendants of their own, the `disable fork` statement shall terminate them as well.

In the example below, the task `get_first` spawns three versions of a task that wait for a particular device (1, 7, or 13). The task `wait_device` waits for a particular device to become ready and then returns the device's address. When the first device becomes available, the `get_first` task shall resume execution and proceed to kill the outstanding `wait_device` processes.

```
task get_first( output int adr );
    fork
        wait_device( 1, adr );
        wait_device( 7, adr );
        wait_device( 13, adr );
    join_any
    disable fork;
endtask
```

Verilog supports the `disable` construct, which terminates a process when applied to the named block being executed by the process. The `disable fork` statement differs from `disable` in that `disable fork` considers the dynamic parent-child relationship of the processes, whereas `disable` uses the static, syntactical information of the disabled block. Thus, `disable` shall end all processes executing a particular block, whether the processes were forked by the calling thread or not, while `disable fork` shall end only the processes that were spawned by the calling thread.

Fine-grain Process Control

A process is a built-in class that allows one process to access and control another process once it has started. Users can declare variables of type `process` and safely pass them through tasks or incorporate them into other objects. The prototype for the `process` class is as follows:

```

class process;
    enum state { FINISHED, RUNNING, WAITING, SUSPENDED,
KILLED };

        static function process self();
        function state status();
        function void kill();
        task await();
        function void suspend();
        task resume();
endclass

```

Objects of type `process` are created internally when processes are spawned. Users cannot create objects of type `process`; attempts to call `new` shall not create a new process and shall instead result in an error. The `process` class cannot be extended. Attempts to extend it shall result in a compilation error. Objects of type `process` are unique; they become available for reuse once the underlying process terminates and all references to the object are discarded.

The `self()` function returns a handle to the current process, that is, a handle to the process making the call.

The `status()` function returns the process status, as defined by the state enumeration:

- **FINISHED** means the process terminated normally.
- **RUNNING** means the process is currently running (not in a blocking statement).
- **WAITING** means the process is waiting in a blocking statement.
- **SUSPENDED** means the process is stopped awaiting a resume.
- **KILLED** means the process was forcibly killed (via `kill` or `disable`).

The `kill()` task terminates the given process and all its subprocesses, that is, processes spawned using `fork` statements by the process being killed. If the process to be terminated is not blocked waiting on some other condition, such as an event, `wait` expression, or a delay, then the process shall be terminated at some unspecified time in the current time step.

The `await()` task allows one process to wait for the completion of another process. It shall be an error to call this task on the current process, i.e., a process cannot wait for its own completion.

The `suspend()` task allows a process to suspend either its own execution or that of another process. If the process to be suspended is not blocked waiting on some other condition, such as an event, `wait` expression, or a delay, then the process shall be suspended at some unspecified time in the current time step. Calling this method more than once, on the same (suspended) process, has no effect.

The `resume()` task restarts a previously suspended process. Calling `resume` on a process that was suspended while blocked on another condition shall resensitize the process to the event expression or to wait for the wait condition to become true or for the delay to expire. If the wait condition is now true or the original delay has transpired, the process is scheduled onto the Active or Reactive region to continue its execution in the current time step. Calling `resume` on a process that suspends itself causes the process to continue to execute at the statement following the call to suspend.

The example below starts an arbitrary number of processes, as specified by the task argument N . Next, the task waits for the last process to start executing and then waits for the first process to terminate. At that point, the parent process forcibly terminates all forked processes that have not completed yet.

```

task do_n_way( int N );
    process job[1:N];

    for ( int j = 1; j <= N; j++ )
        fork
            automatic int k = j;
            begin job[j] = process::self(); ... ; end
        join_none

    for( int j = 1; j <= N; j++ )
        // wait for all processes to start
        wait( job[j] != null );

    job[1].await(); // wait for first process to finish

    for ( int k = 1; k <= N; k++ ) begin
        if ( job[k].status != process::FINISHED )
            job[k].kill();
    end
endtask

```

12

Tasks and Functions

Verilog has static and automatic tasks and functions. Static tasks and functions share the same storage space for all calls to the tasks or function within a module instance. Automatic tasks and function allocate unique, stacked storage for each instance.

SystemVerilog adds the ability to declare automatic variables within static tasks and functions and to declare static variables within automatic tasks and functions.

SystemVerilog also adds the following:

- More capabilities for declaring task and function ports
- Function output and inout ports
- Void functions
- Multiple statements in a task or function without requiring a `begin...end` or `fork...join` block

- Returning from a task or function before reaching the end of the task or function
 - Passing arguments by reference instead of by value
 - Binding argument values by name instead of by position
 - Default argument values
 - Importing and exporting functions through the DPI
-

Tasks

```

task_declaration ::= task [ lifetime ] task_body_declaration //See "Task Declarations" on page 980
task_body_declaration ::= 
    [ interface_identifier . | class_scope ] task_identifier ;
    { tf_item_declarator }
    { statement_or_null }
    endtask [ : task_identifier ]
|
    [ interface_identifier . | class_scope ] task_identifier ( [ tf_port_list ] );
    { block_item_declarator }
    { statement_or_null }
    endtask [ : task_identifier ]
tf_item_declarator ::= 
    block_item_declarator
|
    tf_port_declaration
tf_port_list ::= 
    tf_port_item { , tf_port_item }
tf_port_item ::= 
    { attribute_instance }
        [ tf_port_direction ] data_type_or_implicit
        [ port_identifier { variable_dimension } [= expression
    ]
tf_port_direction ::= port_direction | const ref
tf_port_declaration ::= 
    { attribute_instance } tf_port_direction data_type_or_implicit
list_of_tf_variable_identifiers ;
lifetime ::= static | automatic //See "Declaration Types" on page 974.
signing ::= signed | unsigned //See "Net and Variable Types" on page 976.
data_type_or_implicit :=

```

```
    data_type  
|      [ signing ] { packed_dimension }
```

Figure 12-1 Task syntax (excerpt from “[Formal Syntax](#)” on page 965)

In a tf_port_item, it shall be illegal to omit the explicit port_identifier except within a function_prototype or task_prototype.

A Verilog task declaration has the formal arguments either in parentheses (like ANSI C) or in declarations and directions.

```
task mytask1 (output int x, input logic y);  
  ...  
endtask  
  
task mytask2;  
  output x;  
  input y;  
  int x;  
  logic y;  
  ...  
endtask
```

Each formal argument has one of the following directions:

```
input // copy value in at beginning  
  
output // copy value out at end  
  
inout // copy in at beginning and out at end  
  
ref // pass reference (see “Pass by Reference” on page 326)
```

With SystemVerilog, there is a default direction of input if no direction has been specified. Once a direction is given, subsequent formals default to the same direction. In the following example, the formal arguments `a` and `b` default to inputs, and `u` and `v` are both outputs.

```
task mytask3(a, b, output logic [15:0] u, v);  
    ...  
endtask
```

Each formal argument also has a data type that can be explicitly declared or can inherit a default type. The task argument default type in SystemVerilog is **logic**.

SystemVerilog allows an array to be specified as a formal argument to a task. For example:

```
// the resultant declaration of b is input [3:0] [7:0] b[3:0]  
task mytask4(input [3:0] [7:0] a, b[3:0], output [3:0] [7:0]  
y[1:0]);  
    ...  
endtask
```

Verilog allows tasks to be declared as **automatic** so that all formal arguments and local variables are stored on the stack.

SystemVerilog extends this capability by allowing specific formal arguments and local variables to be declared as **automatic** within a static task or by declaring specific formal arguments and local variables as **static** within an automatic task.

With SystemVerilog, multiple statements can be written between the task declaration and **endtask**; therefore, the **begin end** can be omitted. If **begin end** is omitted, statements are executed sequentially, the same as if they were enclosed in a **begin end** group. It shall also be legal to have no statements at all.

In Verilog, a task exits when the **endtask** is reached. With SystemVerilog, the **return** statement can be used to exit the task before the **endtask** keyword.

Functions

```
function_data_type ::= data_type | void //See "Function Declarations" on page 979.  
function_data_type_or_implicit ::=  
    function_data_type  
    | [ signing ] { packed_dimension }  
function_declaration ::= function [ lifetime ] function_body_declaration  
function_body_declaration ::=  
    function_data_type_or_implicit  
    [ interface_identifier . | class_scope ]  
function_identifier ;  
    { tf_item_declarator }  
    { function_statement_or_null }  
    endfunction [ : function_identifier ]  
    function_data_type_or_implicit  
    [ interface_identifier . | class_scope ]  
function_identifier ( [ tf_port_list ] );  
    { block_item_declarator }  
    { function_statement_or_null }  
    endfunction [ : function_identifier ]  
lifetime ::= static | automatic //See "Type Declarations" on page 975.  
signing ::= signed | unsigned //See "Net and Variable Types" on page 976.
```

Figure 12-2 Function syntax (excerpt from “Formal Syntax” on page 965)

A Verilog function declaration has the formal arguments either in parentheses (like ANSI C) or in declarations and directions:

```
function logic [15:0] myfunc1(int x, int y);  
    ...  
endfunction  
  
function logic [15:0] myfunc2;  
    input int x;  
    input int y;  
    ...  
endfunction
```

SystemVerilog extends Verilog functions to allow the same formal arguments as tasks. Function argument directions are as follows:

```
input // copy value in at beginning  
output // copy value out at end  
inout // copy in at beginning and out at end  
ref // pass reference (see “Pass by Reference” on page 326)
```

Function declarations default to the formal direction **input** if no direction has been specified. Once a direction is given, subsequent formals default to the same direction. In the following example, the formal arguments **a** and **b** default to inputs, and **u** and **v** are both outputs:

```
function logic [15:0] myfunc3(int a, int b, output logic [15:0] u, v);  
    ...  
endfunction
```

Each formal argument has a data type that can be explicitly declared or can inherit a default type. The default type in SystemVerilog is **logic**, which is compatible with Verilog. SystemVerilog allows an array to be specified as a formal argument to a function, for example:

```
function [3:0] [7:0] myfunc4(input [3:0] [7:0] a, b[3:0]);  
    ...  
endfunction
```

It shall be illegal to call a function with **output**, **inout**, or **ref** arguments in an event expression, in an expression within a procedural continuous assignment, or in an expression that is not

within a procedural statement. However, a `const ref` function argument shall be legal in this context (see “[Pass by Reference](#)” on [page 326](#)).

SystemVerilog allows multiple statements to be written between the function header and `endfunction`; therefore, the `begin...end` can be omitted. If the `begin...end` is omitted, statements are executed sequentially, as if they were enclosed in a `begin...end` group. It is also legal to have no statements at all, in which case the function returns the current value of the implicit variable that has the same name as the function.

Return Values and void Functions

In Verilog, functions must return values. The return value is specified by assigning a value to the name of the function.

```
function [15:0] myfunc1 (input [7:0] x,y);  
    myfunc1 = x * y - 1;  
    // return value is assigned to function name  
endfunction
```

SystemVerilog allows functions to be declared as type `void`, which do not have a return value. For nonvoid functions, a value can be returned by assigning the function name to a value, as in Verilog, or by using `return` with a value. The `return` statement shall override any value assigned to the function name. When the `return` statement is used, nonvoid functions must specify an expression with the `return`.

```
function [15:0] myfunc2 (input [7:0] x,y);  
    return x * y - 1;  
    // return value is specified using return statement  
endfunction
```

In SystemVerilog, a function return can be a structure or union. In this case, a hierarchical name used inside the function and beginning with the function name is interpreted as a member of the return value. If the function name is used outside the function, the name indicates the scope of the whole function. If the function name is used within a hierarchical name, it also indicates the scope of the whole function.

Function calls are expressions unless of type **void**, which are statements:

```
a = b + myfunc1(c, d);
// call myfunc1 (defined above) as an expression

myprint(a); // call myprint (defined below) as a statement

function void myprint (int a);
...
endfunction
```

Discarding Function Return Values

In Verilog, values returned by functions must be assigned or used in an expression. SystemVerilog allows using the **void** data type to discard a function's return value. Discarding is done by casting the function to the **void** type:

```
void' (some_function());
```

Task and Function Argument Passing

SystemVerilog provides two means for passing arguments to functions and tasks: by value and by reference. Arguments can also be bound by name and position. Task and function arguments can also be given default values, allowing the call to the task or function to not pass arguments.

Pass by Value

Pass by value is the default mechanism for passing arguments to subroutines. This argument passing mechanism works by copying each argument into the subroutine area. If the subroutine is automatic, then the subroutine retains a local copy of the arguments in its stack. If the arguments are changed within the subroutine, the changes are not visible outside the subroutine. When the arguments are large, it can be undesirable to copy the arguments. Also, programs sometimes need to share a common piece of data that is not declared global.

For example, calling the function below copies 1000 bytes each time the call is made.

```
function int crc( byte packet [1000:1] );
    for( int j= 1; j <= 1000; j++ ) begin
        crc ^= packet[j];
    end
endfunction
```

Pass by Reference

Arguments passed by reference are not copied into the subroutine area, rather, a reference to the original argument is passed to the subroutine. The subroutine can then access the argument data via the reference. Arguments passed by reference must be matched with equivalent data types (see “[Equivalent Types](#)” on page 165). No casting shall be permitted. To indicate argument passing by reference, the argument declaration is preceded by the `ref` keyword. It shall be illegal to use argument passing by reference for subroutines with a lifetime of `static`. The general syntax is as follows:

```
subroutine( ref type argument );
```

For example, the example above can be written as follows:

```
function int crc( ref byte packet [1000:1] );
    for( int j= 1; j <= 1000; j++ ) begin
        crc ^= packet[j];
    end
endfunction
```

As shown in the preceding example, no change other than addition of the `ref` keyword is needed. The compiler knows that `packet` is now addressed via a reference, but you do not need to make these references explicit either in the callee or at the point of the call. In other words, the call to either version of the `crc` function remains the same:

```
byte packet1[1000:1];
int k = crc( packet1 );
// pass by value or by reference: call is the same
```

When the argument is passed by reference, both the caller and the subroutine share the same representation of the argument; therefore, any changes made to the argument, within either the caller

or the subroutine, shall be visible to each other. The semantics of assignments to variables passed by reference is that changes are seen outside the subroutine immediately (before the subroutine returns). Only variables, not nets, can be passed by reference.

Because a variable passed by reference may be an `automatic` variable, a `ref` argument shall not be used in any context forbidden for automatic variables.

Elements of dynamic arrays, queues, and associative arrays that are passed by reference may get removed from the array or the array may get resized before the called function or task completes. The specific array element passed by reference shall continue to exist within the scope of the called tasks or functions until they complete. Changes made to the values of array elements by the called task or function shall not be visible outside the scope of those tasks or functions if those array elements were removed from the array before the changes were made. These references shall be called outdated references.

The following operations on a variable-size array shall cause existing references to elements of that array to become outdated references:

- A dynamic array is resized with an implicit or explicit `new []`.
- A dynamic array is deleted with the `delete()` method.
- The element of an associative array being referenced is deleted with the `delete()` method.
- A queue is assigned with an array aggregate expression that does not explicitly contain the element being referenced.
- The element of a queue being referenced is deleted by a queue method.

Passing an argument by reference is a unique argument-passing qualifier, different from `input`, `output`, or `inout`. Combining `ref` with any other directional qualifier shall be illegal. For example, the following declaration results in a compiler error:

```
task incr( ref input int a );
// incorrect: ref cannot be qualified
```

A `ref` argument is similar to an `inout` argument except that an `inout` argument is copied twice: once from the actual into the argument when the subroutine is called and once from the argument into the actual when the subroutine returns. Passing object handles is no exception and has similar semantics when passed as `ref` or `inout` arguments. Thus, a `ref` of an object handle allows changes to the object handle (for example, assigning a new object) in addition to modification of the contents of the object.

To protect arguments passed by reference from being modified by a subroutine, the `const` qualifier can be used together with `ref` to indicate that the argument, although passed by reference, is a read-only variable.

```
task show ( const ref byte data [] );
    for ( int j = 0; j < data.size ; j++ )
        $display( data[j] );
    // data can be read but not written
endtask
```

When the formal argument is declared as a `const ref`, the subroutine cannot alter the variable, and an attempt to do so shall generate a compiler error.

Default Argument Values

To handle common cases or allow for unused arguments, SystemVerilog allows a subroutine declaration to specify a default value for each singular argument.

The syntax to declare a default argument in a subroutine is as follows:

```
subroutine( [ direction ] [ type ] argument = default_value );
```

The optional direction can be `input`, `inout`, or `ref` (output ports cannot specify defaults).

The `default_value` is an expression. The expression is evaluated in the scope containing the subroutine declaration each time a call using the default is made. If the `default_value` is not used, the expression is not evaluated. The use of default values shall only be allowed with the ANSI style declarations.

When the subroutine is called, arguments with default values can be omitted from the call, and the compiler shall insert their corresponding values. Unspecified (or empty) arguments can be used as placeholders for default arguments, allowing the use of nonconsecutive default arguments. If an unspecified argument is used for an argument that does not have a default value, a compiler error shall be issued.

```
task read(int j = 0, int k, int data = 1 );
  ...
endtask;
```

This example declares a task `read()` with two default arguments, `j` and `data`. The task can then be called using various default arguments:

```

read( , 5 ) ; // is equivalent to read( 0, 5, 1 ) ;
read( 2, 5 ) ; // is equivalent to read( 2, 5, 1 ) ;
read( , 5, ) ; // is equivalent to read( 0, 5, 1 ) ;
read( , 5, 7 ) ; // is equivalent to read( 0, 5, 7 ) ;
read( 1, 5, 2 ) ; // is equivalent to read( 1, 5, 2 ) ;
read( ) ; // error; k has no default value

```

Argument Binding by Name

SystemVerilog allows arguments to tasks and functions to be bound by name and position. This allows specifying nonconsecutive default arguments and easily specifying the argument to be passed at the call. For example:

```

function int fun( int j = 1, string s = "no" ) ;
...
endfunction

```

The fun function can be called as follows:

```

fun( .j(2) , .s("yes") ) ; // fun( 2, "yes" ) ;
fun( .s("yes") ) ; // fun( 1, "yes" ) ;
fun( , "yes" ) ; // fun( 1, "yes" ) ;
fun( .j(2) ) ; // fun( 2, "no" ) ;
fun( .s("yes") , .j(2) ) ; // fun( 2, "yes" ) ;
fun( .s() , .j() ) ; // fun( 1, "no" ) ;
fun( 2 ) ; // fun( 2, "no" ) ;
fun( ) ; // fun( 1, "no" ) ;

```

If the arguments have default values, they are treated like parameters to module instances. If the arguments do not have a default, then they must be given, or the compiler shall issue an error.

If both positional and named arguments are specified in a single subroutine call, then all the positional arguments must come before the named arguments. Then, using the same example as above:

```

fun( .s("yes") , 2 ) ;    // illegal
fun( 2, .s("yes") ) ;    // OK

```

Optional Argument List

When a task void function or class function method specifies no arguments, the empty parenthesis, (), following the subroutine name are optional. This is also true for tasks, void functions, and class methods that require arguments, when all arguments have defaults specified. It shall be illegal to omit the parenthesis in a directly recursive nonvoid function method call that is not hierarchically qualified.

Import and Export Functions

The syntax for the import and export of functions is as follows:

```

dpi_import_export ::=                                //See "Function Declarations" on page 979.
    import dpi_spec_string [ dpi_function_import_property ] [ c_identifier = ]
dpi_function_proto ;
|                               import dpi_spec_string [ dpi_task_import_property ] [ c_identifier = ]
dpi_task_proto ;
|                               export dpi_spec_string [ c_identifier = ] function function_identifier ;
|                               export dpi_spec_string [ c_identifier = ] task task_identifier ;
dpi_spec_string ::= "DPI-C" | "DPI"
dpi_import_property ::= context | pure
dpi_function_proto' ::= function_prototype

```

Figure 12-3 Import and export syntax (excerpt from “Formal Syntax” on page 965)

In both import and export, c_identifier is the name of the foreign function (import/export), and function_identifier is the SystemVerilog name for the same function. If c_identifier is not explicitly given, it

shall be the same as the SystemVerilog function `function_identifier`. An error shall be generated if, and only if, the `c_identifier` has characters that are not valid in a C function identifier.

Several SystemVerilog functions can be mapped to the same foreign function by supplying the same `c_identifier` for several fnames. The corresponding SystemVerilog functions must have identical argument types, as defined in the next paragraph.

For any given `c_identifier`, all declarations, regardless of scope, must have exactly the same function signature. The function signature includes the return type and the number, order, direction, and types of each and every argument. Each type includes dimensions and bounds of any arrays/array dimensions. For import declarations, arguments can be open arrays. Open arrays are defined in ["Using Open Arrays" on page 835](#). The signature also includes the pure/context qualifiers that can be associated with an import definition.

Only one import or export declaration of a given `function_identifier` shall be permitted in any given scope. More specifically, for an import, the import must be the sole declaration of `function_identifier` in the given scope. For an export, the function must be declared in the scope where the export occurs, and there must be only one export of that `function_identifier` in that scope.

For exported functions, the exported function must be declared in the same scope that contains the export "DPI" declaration. Only SystemVerilog functions can be exported (specifically, this excludes exporting a class method).

All import "DPI" functions declared this way can be invoked by hierarchical reference the same as any normal SystemVerilog function. Declaring a SystemVerilog function to be exported does not change the semantics or behavior of this function from the

SystemVerilog perspective (that is, there is no effect in SystemVerilog usage other than making this exported function also accessible to C callers).

Only nonvoid functions with no output or inout arguments can be specified as pure. Functions specified as pure in their corresponding SystemVerilog external declarations shall have no side effects; their results need to depend solely on the values of their input arguments. Calls to such functions can be removed by SystemVerilog compiler optimizations or replaced with the values previously computed for the same values of the input arguments.

Specifically, a pure function is assumed to not directly or indirectly (that is, by calling other functions) perform the following:

- Perform any file operations
- Read or write anything in the broadest possible meaning, including input/output, environment variables, objects from the operating system, or from the program or other processes, shared memory, sockets, and so on.
- Access any persistent data, like global or static variables

If a pure function does not obey the above restrictions, SystemVerilog compiler optimizations can lead to unexpected behavior, due to eliminated calls or incorrect results being used.

An unqualified imported function can have side effects, but cannot read or modify any SystemVerilog signals other than those provided through its arguments. Unqualified imports shall not be permitted to invoke exported SystemVerilog functions.

Imported functions with the context qualifier can invoke exported SystemVerilog functions and can read or write to SystemVerilog signals other than those passed through their arguments, either through the use of other interfaces or as a side effect of invoking exported SystemVerilog functions. Context functions shall always implicitly be supplied a scope representing the fully qualified instance name within which the import declaration was present (that is, an import function always runs in the instance in which the import declaration occurred). This is the same semantics as SystemVerilog functions, which also run in the scope they are defined, rather than in the scope of the caller.

Import context functions can have side effects and can use other SystemVerilog interfaces (including but not limited to VPI). However, declaring an import context function does not automatically make any other simulator interface available. For VPI access (or any other interface access) to be possible, the appropriate implementation-defined mechanism must still be used to enable these interface(s). Also, SystemVerilog DPI calls do not automatically create or provide any handles or any special environment that might be needed by the other interfaces. You need to create, manage, or otherwise manipulate the required handles/environment(s) needed by the other interfaces. The `svGetScopeName()` and related functions exist to provide a name-based linkage from DPI to other interfaces. Exported functions can only be invoked if the current DPI context refers to an instance in which the named function is defined.

To access functions defined in any other scope, the foreign code shall have to change DPI context appropriately. Attempting to invoke an exported SystemVerilog function from a scope in which it is not directly visible shall result in a runtime error. How such errors are handled shall be implementation dependent. If an imported function needs to invoke an exported function that is not visible from the current scope, it needs to change, via `svSetScope`, the current scope

to a scope that does have visibility to the exported function. This is conceptually equivalent to making a hierarchically qualified function call in SystemVerilog. The current SystemVerilog context shall be preserved across a call to an exported function, even if current context has been modified by an application. For noncontext imports, the context is not defined, and attempting to use any functionality depending on context from noncontext imports can lead to unpredictable behavior.

13

Random Constraints

Code examples of the aspect extension of constraints are in
\$VCS_HOME/doc/examples/testbench/sv/aoe_of_constraints1.

Constraint-driven test generation allows you to automatically generate tests for functional verification. Random testing can be more effective than a traditional, directed testing approach. By specifying constraints, one can easily create tests that can find hard-to-reach corner cases. SystemVerilog allows you to specify constraints in a compact, declarative way. The constraints are then processed by a solver that generates random values that meet the constraints.

The random constraints are typically specified on top of an object-oriented data abstraction that models the data to be randomized as objects that contain random variables and user-defined constraints.

The constraints determine the legal values that can be assigned to the random variables. Objects are ideal for representing complex aggregate data types and protocols such as Ethernet packets.

[“Overview” on page 338](#) provides an overview of object-based randomization and constraint programming. The rest of this clause provides detailed information on random variables, constraint blocks, and the mechanisms used to manipulate them.

Overview

Note:

The `real` data type is not supported in random constraints.

This subclause introduces the basic concepts and uses for generating random stimulus within objects. SystemVerilog uses an object-oriented method for assigning random values to the member variables of an object, subject to user-defined constraints. For example:

```
class Bus;
    rand bit[15:0] addr;
    rand bit[31:0] data;

    constraint word_align {addr[1:0] == 2'b0; }
endclass
```

The `Bus` class models a simplified bus with two random variables: `addr` and `data`, representing the address and data values on a bus. The `word_align` constraint declares that the random values for `addr` must be such that `addr` is word-aligned (the low-order 2 bits are 0).

The `randomize()` method is called to generate new random values for a bus object:

```
Bus bus = new;
repeat (50) begin
    if ( bus.randomize() == 1 )
        $display ("addr = %16h data = %h\n", bus.addr, bus.data);
    else
        $display ("Randomization failed.\n");
end
```

Calling `randomize()` causes new values to be selected for all of the random variables in an object so that all of the constraints are true (satisfied). In the program test above, a `bus` object is created and then randomized 50 times. The result of each randomization is checked for success. If the randomization succeeds, the new random values for `addr` and `data` are printed; if the randomization fails, an error message is printed. In this example, only the `addr` value is constrained, while the `data` value is unconstrained. Unconstrained variables are assigned any value in their declared range.

Constraint programming is a powerful method that lets you build generic, reusable objects that can later be extended or constrained to perform specific functions. The approach differs from both traditional procedural and object-oriented programming, as illustrated in this example that extends the `Bus` class:

```
typedef enum {low, mid, high} AddrType;

class MyBus extends Bus;
    rand AddrType atype;
    constraint addr_range
    {
        (atype == low ) -> addr inside { [0 : 15] };
```

```

        (atype == mid ) -> addr inside { [16 : 127] } ;
        (atype == high) -> addr inside { [128 : 255] } ;
    }
endclass

```

The `MyBus` class inherits all of the random variables and constraints of the `Bus` class and adds a random variable called `atype` that is used to control the address range using another constraint. The `addr_range` constraint uses implication to select one of three range constraints depending on the random value of `atype`. When a `MyBus` object is randomized, values for `addr`, `data`, and `atype` are computed so that all of the constraints are satisfied. Using inheritance to build layered constraint systems enables the development of general-purpose models that can be constrained to perform application-specific functions.

Objects can be further constrained using the `randomize()` with construct, which declares additional constraints in line with the call to `randomize()`:

```

task exercise_bus (MyBus bus) ;
    int res;

    // EXAMPLE 1: restrict to low addresses
    res = bus.randomize() with {atype == low;} ;

    // EXAMPLE 2: restrict to address between 10 and 20
    res = bus.randomize() with {10 <= addr && addr <= 20;} ;

    // EXAMPLE 3: restrict data values to powers-of-two
    res = bus.randomize() with {data & (data - 1) == 0;} ;
endtask

```

This example illustrates several important properties of constraints:

- Constraints can be any SystemVerilog expression with variables and constants of integral type (for example, bit, reg, logic, integer, enum, packed struct).
- The constraint solver must be able to handle a wide spectrum of equations, such as algebraic factoring, complex boolean expressions, and mixed integer and bit expressions. In the example above, the power-of-two constraint was expressed arithmetically. It could have also been defined with expressions using a shift operator. For example, $1 \ll n$, where n is a 5-bit random variable.
- If a solution exists, the constraint solver must find it. The solver can fail only when the problem is over-constrained and there is no combination of random values that satisfy the constraints.
- Constraints interact bidirectionally. In this example, the value chosen for `addr` depends on `atype` and how it is constrained, and the value chosen for `atype` depends on `addr` and how it is constrained. All expression operators are treated bidirectionally, including the implication operator ($->$).
- Constraints support only 2-state values. The 4-state values (x or z) or 4-state operators (for example, `==`, `!=`) are illegal and will result in an error.

Sometimes it is desirable to disable constraints on random variables. For example, to deliberately generate an illegal address (nonword-aligned):

```
task exercise_illegal(MyBus bus, int cycles);
    int res;

    // Disable word alignment constraint.
    bus.word_align.constraint_mode(0);

    repeat (cycles) begin
```

```

// CASE 1: restrict to small addresses.
res = bus.randomize() with {addr[0] || addr[1];};
...
end
// Reenable word alignment constraint
bus.word_align.constraint_mode(1);
endtask

```

The `constraint_mode()` method can be used to enable or disable any named constraint block in an object. In this example, the word-alignment constraint is disabled, and the object is then randomized with additional constraints forcing the low-order address bits to be nonzero (and thus unaligned).

The ability to enable or disable constraints allows you to design constraint hierarchies. In these hierarchies, the lowest level constraints can represent physical limits grouped by common properties into named constraint blocks, which can be independently enabled or disabled.

Similarly, the `rand_mode()` method can be used to enable or disable any random variable. When a random variable is disabled, it behaves in exactly the same way as other nonrandom variables.

Occasionally, it is desirable to perform operations immediately before or after randomization. That is accomplished via two built-in methods, `pre_randomize()` and `post_randomize()`, which are automatically called before and after randomization. These methods can be overridden with the desired functionality:

```

class XYPair;
    rand integer x, y;
endclass

class MyXYPair extends XYPair

```

```

        function void pre_randomize();
            super.pre_randomize();
            $display("Before randomize x=%0d, y=%0d", x, y);
        endfunction

        function void post_randomize();
            super.post_randomize();
            $display("After randomize x=%0d, y=%0d", x, y);
        endfunction
    endclass

```

By default, `pre_randomize()` and `post_randomize()` call their overridden parent class methods. When `pre_randomize()` or `post_randomize()` are overridden, care must be taken to invoke the parent class's methods, unless the class is a base class (has no parent class). Otherwise, the base class methods shall not be called.

The random stimulus generation capabilities and the object-oriented constraint-based verification methodology enable you to quickly develop tests that cover complex functionality and better assure design correctness.

Random Variables

Class variables can be declared random using the `rand` and `randc` type-modifier keywords.

The syntax to declare a random variable in a class is as follows:

```

class_property ::=                                //See "Class Items" on page 972
                { property_qualifier } data_declaration
property_qualifier ::=                            random_qualifier
|                                         class_item_qualifier
random_qualifier ::=                            rand

```

```
| randc
```

Figure 13-1 Random variable declaration syntax (excerpt from “[Formal Syntax](#)” on page 965)

- The solver can randomize singular variables of any integral type.
- Arrays can be declared `rand` or `randc`, in which case all of their member elements are treated as `rand` or `randc`.
- Individual array elements can be constrained, in which case the index expression must be a literal constant.
- If the array elements are object handles, all of the array elements must be non-null.
- Dynamic and associative arrays can be declared `rand` or `randc`. All of the elements in the array are randomized, overwriting any previous data.
- The size of a dynamic array declared as `rand` or `randc` can also be constrained. In that case, the array shall be resized according to the size constraint, and then all the array elements shall be randomized. The array size constraint is declared using the `size` method. For example,

```
rand bit [7:0] len;
rand integer data[];
constraint db { data.size == len; }
```

The variable `len` is declared to be 8 bits wide. The randomizer computes a random value for the `len` variable in the 8-bit range of 0 to 255 and then randomizes the first `len` elements of the `data` array.

If a dynamic array’s size is not constrained, then `randomize()` randomizes all the elements in the array.

- An object handle can be declared `rand`, in which case all of that object's variables and constraints are solved concurrently with the variables and constraints of the object that contains the handle. Objects cannot be declared `randc`.
- An unpacked structure can be declared `rand`, in which case all of that structure's random members are solved concurrently using one of the rules listed in this subclause. Unpacked structures shall not be declared `randc`. A member of an unpacked structure can be made random by having a `rand` or `randc` modifier in the declaration of its type. Members of unpacked structures containing a union and members of packed structures shall not be allowed to have a random modifier. For example:

```

class packet;
typedef struct {
    randc int addr = 1 + constant;
    int crc;
    rand byte data [] = {1,2,3,4};
} header;
rand header h1;
endclass
packet p1=new;

```

Rand Modifier

Variables declared with the `rand` keyword are standard random variables. Their values are uniformly distributed over their range. For example:

```
rand bit [7:0] y;
```

This is an 8-bit unsigned integer with a range of 0 to 255. If unconstrained, this variable shall be assigned any value in the range of 0 to 255 with equal probability. In this example, the probability of the same value repeating on successive calls to randomize is 1/256.

Randc Modifier

Variables declared with the `randc` keyword are random-cyclic variables that cycle through all the values in a random permutation of their declared range. Random-cyclic variables can only be of type `bit` or enumerated types and can be limited to a maximum size.


To understand `randc`, consider a 2-bit random variable `y`:

```
randc bit [1:0] y;
```

The variable `y` can take on the values 0, 1, 2, and 3 (range of 0 to 3). `Randomize` computes an initial random permutation of the range values of `y` and then returns those values in order on successive calls. After it returns the last element of a permutation, it repeats the process by computing a new random permutation.

The basic idea is that `randc` randomly iterates over all the values in the range and that no value is repeated within an iteration. When the iteration finishes, a new iteration automatically starts (see [Figure 13-2](#)).

Figure 13-2 Example of randc



The permutation sequence for any given `randc` variable is recomputed whenever the constraints change on that variable or when none of the remaining values in the permutation can satisfy the constraints.

To reduce memory requirements, implementations can impose a limit on the maximum size of a `randc` variable, but it should be no less than 8 bits.

The semantics of random-cyclical variables requires that they be solved before other random variables. A set of constraints that includes both `rand` and `randc` variables shall be solved so that the `randc` variables are solved first, and this can sometimes cause `randomize()` to fail.

Constraint Blocks

The values of random variables are determined using constraint expressions that are declared using constraint blocks.

Constraint blocks are class members, like tasks, functions, and variables. Constraint block names must be unique within a class.

The syntax to declare a constraint block is as follows:

```

constraint_declaraction ::= //See "Constraints" on page 973
    [ static | default ] constraint constraint_identifier constraint_block
constraint_block ::= { { constraint_block_item } }
constraint_block_item ::= solve identifier_list before identifier_list ;
| constraint_expression
constraint_expression ::= expression_or_dist ;
| expression -> constraint_set
| if ( expression ) constraint_set [ else constraint_set ]
| foreach ( array_identifier [ loop_variables ] ) constraint_set
constraint_set ::= constraint_expression
| { { constraint_expression } }
dist_list ::= dist_item { , dist_item }
dist_item ::= value_range [ dist_weight ]
dist_weight ::= := expression
| :/ expression
constraint_prototype ::= [ static | default ] constraint constraint_identifier ;
extern_constraint_declaration ::= [ static | default ] constraint class_scope constraint_identifier constraint_block
identifier_list ::= identifier { , identifier }
expression_or_dist ::= expression [ dist { dist_list } ] //See "Assertion Declarations" on page 982
loop_variables ::= [ index_variable_identifier ] { , [ index_variable_identifier ] } //See "Looping Statements" on page 996

```

Figure 13-3 Constraint syntax (excerpt from “Formal Syntax” on page 965)

The *constraint_identifier* is the name of the constraint block. This name can be used to enable or disable a constraint using the *constraint_mode()* method (see “[Controlling Constraints with constraint_mode\(\)](#)” on page 389).

The *constraint_block* is a list of expression statements that restrict the range of a variable or define relations between variables. A *constraint_expression* is any SystemVerilog expression or one of the constraint-specific operators, *->* and *dist* (see “[Distribution](#)” on page 355 and “[Implication](#)” on page 357).

The declarative nature of constraints imposes the following restrictions on constraint expressions:

- Functions are allowed with certain limitations (see “[Functions in Constraints](#)” on page 373).
- Operators with side effects, such as `++` and `--`, are not allowed.
- `rands` variables cannot be specified in ordering constraints (see `solve...before` in “[Variable Ordering](#)” on page 370).
- `dist` expressions cannot appear in other expressions.

Default Constraints

The syntax to declare a default constraint block is as follows:

`constraint_declaration ::=`

[`default`] `constraint constraint_identifier`

Default constraints can be specified by placing the keyword `default` ahead of a constraint block definition. For example:

```
default constraint foo{  
    x > 0;  
    x < 5;  
}
```

A default constraint for a particular variable is deemed applicable if no other non-default constraints apply to that variable. The solver will satisfy all applicable default constraints for all variables. If the applicable default constraints cannot be satisfied, the solver will generate a solver failure.

If no other non-default constraints apply to variable `x`, then the solver will satisfy the specified default constraints.

Properties of Default Constraints

- All constraint expressions in a default constraint block are considered to be default constraints.
- Multiple default constraints, possibly in multiple constraint blocks, can be specified for multiple random variables and are solved together.
- The status of a default constraint block can be queried using `constraint_mode()`, and can be turned ON or OFF.
- Unnamed constraint blocks (that is, `randomize()` with) cannot be defined as default. The compiler will generate an error.
- A default constraint block can refer to any variable visible in the scope where it is declared.
- A default constraint block can be defined externally (that is, in a different file from the one in which the constraint block is declared).
- Ordering constraints are allowed in default blocks, but these constraints will be treated as non-default constraints.

Overriding default constraints

The default variables of a default constraint are defined as those variables that are `rand` and are `rand mode ON` and part of the default constraint. Default constraints will be applied when they are not overridden by any non-default constraints and contain at least one default variable. Default constraints that do not contain any default variables are ignored.

To override a default constraint, a non-default constraint should satisfy the following properties:

- The constraint mode for the `constraint` block that contains the non-default constraint is ON, or is inside a randomize-with `constraint` block.
- The non-default constraint should constraint all the variable of the default constraint or constraint expression.
- If the default variable is on the right-hand side of the guarded constraint, the guard has to be true. This holds whether or not the guard has random variables.
- The non-default constraint should not be an ordering constraint.

If the default variable is in the guard of the non-default constraint, the non-default constraint does not override the default constraint for that variable.

A default constraint does not override other default constraints under any condition. Thus, if all `constraint` blocks are declared as default, then none of them will be overridden.

```

class C;
    rand reg[3:0] x;
    default constraint c1 {x == 0;}
endclass

class D extends C;
    constraint d1 {x > 5;}
endclass

program P:
    D d = new();
    d.randomize();
    d.d1.constraint_mode(0);
    d.randomize();
endprogram

```

In the above example, the default constraint in block c1 is overridden by the non-default constraint in block d1. The first call to randomize picks a value between 6 and 15 for x, since the non-default constraint is applicable. The default constraint is ignored. The second call switches off the non-default constraint, and a value of 0 will be picked for x in the call to randomize. Here, the default constraint is applied.

```

class C;
    rand reg[3:0] x;
    default constraint c1 {x >= 3; x <= 5;}
endclass

class D;
    rand C c;
    reg y;
    constraint d1 {y -> c.x > 5;}
endclass

int status;
program P;
    D d = new();
    d.c = new();
    d.y = 1;
    status = d.randomize();
    d.y = 0;
    status = d.randomize();
endprogram

```

In the example, the default constraint in block c1 is overridden by the non-default constraint in block d1. The first call to randomize will pick a value between 6 and 15 for x, since the non-default constraint is applicable, given that the guard evaluates to TRUE. The default constraint is ignored. The guard for the non-default constraint evaluates to FALSE in the second call, and a value of between 3 and 5 will be picked for x in the next call to randomize. In this randomize() call, the default constraint is applied.

External Constraint Blocks

Constraint block bodies can be declared outside a class declaration, just like external task and function bodies:

```
// class declaration
class XYPair;
    rand integer x, y;
    constraint c;
endclass

// external constraint body declaration
constraint XYPair::c { x < y; }
```

Inheritance

Constraints follow the same general rules for inheritance as class variables, tasks, and functions:

- A constraint in a derived class that uses the same name as a constraint in its parent classes overrides the base class constraints. For example:

```
class A;
    rand integer x;
    constraint c { x < 0; }
endclass

class B extends A;
    constraint c { x > 0; }
endclass
```

An instance of class A constrains `x` to be less than zero whereas an instance of class B constrains `x` to be greater than zero. The extended class B overrides the definition of constraint c. In this sense, constraints are treated the same as virtual functions; therefore, casting an instance of B to an A does not change the constraint set.

- The `randomize()` task is virtual. Accordingly, it treats the class constraints in a virtual manner. When a named constraint is redefined in an extended class, the previous definition is overridden.

Set Membership

Constraints support integer value sets and the set membership operator (as defined in “[Set Membership](#)” on page 235).

Absent any other constraints, all values (either single values or value ranges) have an equal probability of being chosen by the `inside` operator.

The negated form of the `inside` operator denotes that expression lies outside the set: `!(expression inside { set })`.

For example:

```
rand integer x, y, z;
constraint c1 {x inside {3, 5, [9:15], [24:32], [y:2*y], z};}
rand integer a, b, c;
constraint c2 {a inside {b, c};}

integer fives[4] = '{ 5, 10, 15, 20 };
rand integer v;
constraint c3 { v inside fives; }
```

In SystemVerilog, the `inside` operator is bidirectional; thus, the second example above is equivalent to `a == b || a == c`.

Distribution

In addition to set membership, constraints support sets of weighted values called *distributions*. Distributions have two properties: they are a relational test for set membership, and they specify a statistical distribution function for the results.

The syntax to define a distribution expression is as follows:

```
constraint_block ::= //See "Constraints" on page 973
    ...
    | expression dist { dist_list } ;
dist_list ::= dist_item { , dist_item }
dist_item ::= value_range [ dist_weight ]
dist_weight ::= := expression
    | :/ expression
dist_item ::= value_range := expression
    | value_range :/ expression
expression_or_dist ::= expression [ dist { dist_list } ] //See "Assertion Declarations" on page 982
```

Figure 13-4 Constraint distribution syntax (excerpt from “Formal Syntax” on page 965)

The *expression* can be any integral SystemVerilog expression.

The distribution operator `dist` evaluates to true if the value of the expression is contained in the set; otherwise, it evaluates to false.

Absent any other constraints, the probability that the expression matches any value in the list is proportional to its specified weight. If there are constraints on some expressions that cause the distribution weights on these expressions to be not satisfiable,

implementations are only required to satisfy the constraints. An exception to this rule is a weight of zero, which is treated as a constraint.

The distribution set is a comma-separated list of integral expressions and ranges. Optionally, each term in the list can have a weight, which is specified using the `:=` or `:/` operators. If no weight is specified for an item, the default weight is `:= 1`. The weight can be any integral SystemVerilog expression.

The `:=` operator assigns the specified weight to the item or, if the item is a range, to every value in the range.

The `:/` operator assigns the specified weight to the item or, if the item is a range, to the range as a whole. If there are `n` values in the range, the weight of each value is `range_weight / n`.

For example:

```
x dist {100 := 1, 200 := 2, 300 := 5}
```

means `x` is equal to 100, 200, or 300 with weighted ratio of 1-2-5. If an additional constraint is added that specifies that `x` cannot be 200,

```
x != 200;  
x dist {100 := 1, 200 := 2, 300 := 5}
```

then `x` is equal to 100 or 300 with weighted ratio of 1-5.

It is easier to think about mixing ratios, such as 1-2-5, than the actual probabilities because mixing ratios do not have to be normalized to 100%. Converting probabilities to mixing ratios is straightforward.

When weights are applied to ranges, they can be applied to each value in the range, or they can be applied to the range as a whole. For example:

```
x dist { [100:102] := 1, 200 := 2, 300 := 5 }
```

means `x` is equal to 100, 101, 102, 200, or 300 with a weighted ratio of 1-1-1-2-5, and

```
x dist { [100:102] :/ 1, 200 := 2, 300 := 5 }
```

means `x` is equal to one of 100, 101, 102, 200, or 300 with a weighted ratio of 1/3-1/3-1/3-2-5.

In general, distributions guarantee two properties: set membership and monotonic weighting. In other words, increasing a weight increases the likelihood of choosing those values.

Limitations:

- A `dist` operation shall not be applied to `randc` variables.
- A `dist` expression requires that expression contain at least one `rand` variable.

Implication

Constraints provide two constructs for declaring conditional (predicated) relations: implication and `if...else`.

The implication operator (`->`) can be used to declare an expression that implies a constraint.

The syntax to define an implication constraint is as follows:

```

constraint_expression ::=           //See "Constraints" on page 973
    ...
    | expression -> constraint_set

```

Figure 13-5 Constraint implication syntax (excerpt from “Formal Syntax” on page 965)

The *expression* can be any integral SystemVerilog expression.

The boolean equivalent of the implication operator `a -> b` is `(!a || b)`. This states that if the expression is true, then random numbers generated are constrained by the constraint (or constraint set). Otherwise, the random numbers generated are unconstrained.

The *constraint_set* represents any valid constraint or an unnamed constraint set. If the expression is true, all of the constraints in the constraint set must also be satisfied.

For example:

```

mode == little -> len < 10;
mode == big -> len > 100;

```

In this example, the value of `mode` implies that the value of `len` shall be constrained to less than 10 (`mode == little`), greater than 100 (`mode == big`), or unconstrained (`mode != little` and `mode != big`).

In the example

```

bit [3:0] a, b;
constraint c { (a == 0) -> (b == 1); }

```

both `a` and `b` are 4 bits; therefore, there are 256 combinations of `a` and `b`. Constraint `c` says that `a == 0` implies that `b == 1`, thereby eliminating 15 combinations: {0,0}, {0,2}, ... {0,15}. Therefore, the probability that `a == 0` is thus $1/(256-15)$ or $1/241$.

If...else Constraints

The `if...else` style constraints are also supported.

The syntax to define an `if...else` constraint is as follows:

```
constraint_expression ::=           //See "Constraints" on page 973
    ...
    |           if( expression ) constraint_set [ else constraint_set ]
```

Figure 13-6 If...else constraint syntax (excerpt from “Formal Syntax” on page 965)

The `expression` can be any integral SystemVerilog expression.

The `constraint_set` represents any valid constraint or an unnamed constraint block. If the expression is true, all of the constraints in the first constraint or constraint set must be satisfied; otherwise, all of the constraints in the optional `else` constraint or constraint-block must be satisfied. Constraint sets can be used to group multiple constraints.

The `if...else` style constraint declarations are equivalent to implications.

```
if (mode == little)
    len < 10;
else if (mode == big)
    len > 100;
```

which is equivalent to

```
mode == little -> len < 10 ;
mode == big -> len > 100 ;
```

In this example, the value of `mode` implies that the value of `len` is less than 10, greater than 100, or unconstrained.

Just like implication, `if...else` style constraints are bidirectional. In the declaration above, the value of `mode` constrains the value of `len`, and the value of `len` constrains the value of `mode`.

Because the `else` part of an `if...else` style constraint declaration is optional, there can be confusion when an `else` is omitted from a nested `if` sequence. This is resolved by always associating the `else` with the closest previous `if` that lacks an `else`. In the example below, the `else` goes with the inner `if`, as shown by indentation:

```
if (mode != big)
    if (mode == little)
        len < 10;
    else // the else applies to preceding if
        len > 100;
```

Iterative Constraints

Iterative constraints allow arrayed variables to be constrained in a parameterized manner using loop variables and indexing expressions.

The syntax to define an iterative constraint is as follows:

```
constraint_expression ::=           //See "Constraints" on page 973
...
|
    foreach ( array_identifier [ loop_variables ] ) constraint_set
loop_variables ::= [ index_variable_identifier ] { , [ index_variable_identifier ] } //See "Looping
Statements" on page 996
```

Figure 13-7 Foreach iterative constraint syntax (excerpt from “Formal Syntax” on page 965)

The `foreach` construct specifies iteration over the elements of an array. Its argument is an identifier that designates any type of array (fixed-size, dynamic, associative, or queue) followed by a list of loop variables enclosed in square brackets. Each loop variable corresponds to one of the dimensions of the array.

For example:

```
class C;
    rand byte A[] ;

        constraint C1 { foreach ( A [ i ] ) A[i] inside
{2,4,8,16}; }
        constraint C2 { foreach ( A [ j ] ) A[j] > 2 * j; }
endclass
```

`C1` constrains each element of the array `A` to be in the set `[2,4,8,16]`. `C2` constrains each element of the array `A` to be greater than twice its index.

The number of loop variables must not exceed the number of dimensions of the array variable. The scope of each loop variable is the `foreach` constraint construct, including its `constraint_set`. The type of each loop variable is implicitly declared to be consistent with the type of array index. An empty loop variable indicates no iteration over that dimension of the array. As with default arguments, a list of commas at the end can be omitted; thus, `foreach(arr [j])` is a shorthand for `foreach(arr [j, , , ,])`. It shall be an error for any loop variable to have the same identifier as the array.

The mapping of loop variables to array indexes is determined by the dimension cardinality, as described in “[Array Querying System Functions](#)” on page 774.

```

//      1  2  3          3   4       1   2      ->
Dimension numbers
int A [2] [3] [4];    bit [3:0] [2:1] B [5:1] [4];

foreach( A [ i, j, k ] ) ...
foreach( B [ q, r, , s ] ) ...

```

The first `foreach` causes `i` to iterate from 0 to 1, `j` from 0 to 2, and `k` from 0 to 3. The second `foreach` causes `q` to iterate from 5 to 1, `r` from 0 to 3, and `s` from 2 to 1.

Iterative constraints can include predicates. For example:

```

class C;
    rand int A[] ;

    constraint c1 { A.size inside {[1:10]}; }
    constraint c2 { foreach ( A[ k ] ) (k < A.size - 1) ->
A[k + 1] > A[k]; }
endclass

```

The first constraint, `c1`, constrains the size of the array `A` to be between 1 and 10. The second constraint, `c2`, constrains each array value to be greater than the preceding one, that is, an array sorted in ascending order.

Within a `foreach`, predicate expressions involving only constants, state variables, object handle comparisons, loop variables, or the size of the array being iterated behave as guards against the creation of constraints, and not as logical relations. For example, the implication in constraint `c2` above involves only a loop variable and the size of the array being iterated; thus, it allows the creation of a constraint only when `k < A.size() - 1`, which in this case prevents an out-of-bounds access in the constraint. Guards are described in more detail in “[Constraint Guards](#)” on page 375.

Index expressions can include loop variables, constants, and state variables. Invalid or out of bound array indexes are not automatically eliminated; you must explicitly exclude these indexes using predicates.

The size method of a dynamic or associative array can be used to constrain the size of the array (see constraint c1 above). If an array is constrained by both size constraints and iterative constraints, the size constraints are solved first, and the iterative constraints next. As a result of this implicit ordering between size constraints and iterative constraints, the size method shall be treated as a state variable within the foreach block of the corresponding array. For example, the expression A.size is treated as a random variable in constraint c1 and as a state variable in constraint c2. This implicit ordering can cause the solver to fail in some situations.

In addition to constants and state variables, VCS also supports class reference via pragmas denoting it as a loop variable. Note that this is not IEEE compliant. For example, the following two programs use a class reference a.arr1[i] as a loop variable, but only program pass will compile because the class reference is enveloped with pragmas /*attr_FOREACH_BEGIN*/ and /*attr_FOREACH_END*/. Without pragmas, class reference a.arr1[i] results in a syntax error.

```
program fail;
class A;
    rand int arr1[10];
endclass

class B;
    rand A a;
    //Error-[SE] Syntax error
    constraint c1 { foreach (a.arr1[i]) {a.arr1[i] == i;} }
endclass
B b = new;
```

```

endprogram

program pass;
class A;
    rand int arr1[10];
endclass

class B;
    rand A a;
    constraint c1 { foreach /*attr_foreach_begin*/(a.arr1/*attr_foreach_end*/[i]) {a.arr1[i] == i;} }
endclass
B b = new;
endprogram

```

Global Constraints

When an object member of a class is declared `rand`, all of its constraints and random variables are randomized simultaneously along with the other class variables and constraints. Constraint expressions involving random variables from other objects are called global constraints (see [Figure 13-8](#)).

```

class A; // leaf node
    rand bit [7:0] v;
endclass

class B extends A; // heap node
    rand A left;
    rand A right;


    constraint heapcond {left.v <= v; right.v <= v; }
endclass

```

This example uses global constraints to define the legal values of an ordered binary tree.

Class A represents a leaf node with an 8-bit value v. Class B extends class A and represents a heap node with value v, a left subtree, and a right subtree.

Figure 13-8 Global Constraints



Both subtrees are declared as `rand` in order to randomize them at the same time as other class variables. The constraint block named `heapcond` has two global constraints relating the left and right subtree values to the heap node value. When an instance of class B is randomized, the solver simultaneously solves for B and its left and right children, which in turn can be leaf nodes or more heap nodes.

The following rules determine which objects, variables, and constraints are to be randomized:

1. First, determine the set of objects that are to be randomized as a whole. Starting with the object that invoked the `randomize()` method, add all objects that are contained within it, are declared `rand`, and are active (see `rand_mode` in “[Disabling Random Variables with `rand_mode\(\)`](#)” on page 387). The definition is recursive and includes all of the active random objects that can be reached from the starting object. The objects selected in this step are referred to as the *active random objects*.
2. Second, select all of the active constraints from the set of active random objects. These are the constraints that are applied to the problem.

- Third, select all of the active random variables from the set of active random objects. These are the variables that are to be randomized. All other variable references are treated as state variables, whose current value is used as a constant.

Unidirectional Constraints

The current language extension allows the use of built-in unary identity function, `$void`, improving the performance and capacity of the solver system. Any valid constraint expression can be a parameter to the `$void()` function.

The syntax to declare a `$void()` function is as follows:

```
function return_type $void(expression);
```

where the `return_type` is the same as that of `expression` and the `expression` can be any valid constraint expression. For example:

```
constraint b1{
    y inside {2,3};
    x % $void(y) == 0;
}
```

Semantics

The `$void()` function imposes an ordering among the variables. All parameters to `$void()` function calls in a constraint are solved for before the constraint is solved.

The support set of a constraint (that is, the set of variables that participate in that constraint) is split into two sets, namely, those that are `$void()` parameters, and those that are not `$void()` parameters.

1. The constraint is not considered for solving when the function parameters incident on it are solved, that is, the function parameters are solved before the constraint is solved.
2. The constraint can be solved when any of the non-function parameters incident on it are solved.
3. The constraint is solved when at least one non-function parameter incident on it is solved, unless the constraint has no non-function parameters incident on it. In that case, the constraint acts as a checker.
4. When the constraint is solved, all previously unsolved non-function parameters incident on it get solved.
5. The ordering directives derived from the use of void in constraints in OFF constraint blocks are ignored, and do not affect partitioning in any way.

Consider the following constraint block example:

```
constraint b1{
    y in{2,3};
    x % $void(y) == 0;
    x != (y+r);
    z == $void(x*y)
    r == 5;
}
```

Table 13-1 Constraint Block

Constraint	Function Parameter	Non-Function Parameter
y in {2,3};		y
x%\$void(y)==0;	y	x
x != (y+r);		x, y, r
z==\$void(x*y);	x, y	z
r == 5;		r

Figure 13-9




Figure 13-9 represents the dependencies between the variables. y must be solved before x (see $x \% \$void(y) == 0;$). y and x must be solved before z (see $z == \$void(x * y);$). Therefore, the solving order is y, x and then z .

When can r be solved for?

- Can r be solved at the same time as y ?

Consider the constraint $x != (y + r)$. If no solving order is specified by unidirectional constraints, then r can be solved at the same time as y and x . However, because of the existence of $x \% \$void(y) == 0$ in the same constraint block, an ordering is imposed. y , which is a function parameter in $x \% void(y) == 0$, must be solved before x . This means that the three variables cannot be solved for at the same time in $x != (y + r)$. y is solved in $y \in \{2, 3\}$, before x and r are solved.

- Can r be solved at the same time as x ?

Consider $x \neq (y+r)$ again. [Figure 13-9](#) illustrates that the relationship between r and x is bidirectional (that is, there is no unidirectional constraint imposed between these two variables -- there is no ordering dependency between x and r). Therefore, they can be solved at the same time.

The solving order:

1. y
2. x and r
3. z

The constraints used for solving x , y , z and r :

1. y is solved using the constraint $y \in \{2, 3\}$.
2. x and r are solved using the constraints $x \% y == 0$, $x \neq y+r$ and $r == 5$.
3. z is solved using the constraints $z == x * y$.

A warning message will be issued for the following usage of `$void()`:

- The entire constraint expression being the parameter to `$void()` (for example, constraint `b1 {$void(x < y);}`)
 - The runtime will ignore the `$void()` specification.
- Expressions purely over constants and state variables, including loop variables in the case of array constraints, being parameters to `$void()` (for example, constraint `b1 {x == $void(5);}`)
 - the runtime will ignore the `$void()` specification.

- A `$void()` function being applied to a sub-expression of the parameter of another `$void()` function (for example, constraint `b1{x==$void(y + $void(z));}`)
 - the runtime will ignore the nested `$void()` specifications (that is, same as `x==$void(y+z)`).

In cases where the compiler cannot detect such conditions, no warning will be issued by the runtime.

Variable Ordering

The solver must assure that the random values are selected to give a uniform value distribution over legal value combinations (that is, all combinations of legal values have the same probability of being the solution). This important property guarantees that all legal value combinations are equally probable, which allows randomization to better explore the whole design space.

Sometimes, however, it is desirable to force certain combinations to occur more frequently. Consider the case where a 1-bit control variable `s` constrains a 32-bit data value `d`:

```
class B;
    rand bit s;
    rand bit [31:0] d;

    constraint c { s -> d == 0; }
endclass
```

The constraint `c` says “`s` implies `d` equals zero”. Although this reads as if `s` determines `d`, in fact `s` and `d` are determined together. There are 2^{33} possible combinations of $\{s, d\}$, but `s` is only true for $\{1, 0\}$. Thus, the probability that `s` is true is $1/2^{33}$, which is practically zero.

The constraints provide a mechanism for ordering variables so that `s` can be chosen independently of `d`. This mechanism defines a partial ordering on the evaluation of variables and is specified using the `solve` keyword.

```
class B;
    rand bit s;
    rand bit [31:0] d;
    constraint c { s -> d == 0; }
    constraint order { solve s before d; }
endclass
```

In this case, the order constraint instructs the solver to solve for `s` before solving for `d`. The effect is that `s` is now chosen true with 50% probability, and then `d` is chosen subject to the value of `s`.

Accordingly, `d == 0` shall occur 50% of the time, and `d != 0` shall occur for the other 50%.

Variable ordering can be used to force selected corner cases to occur more frequently than they would otherwise. However, a “`solve...before...`” constraint does not change the solution space and, therefore, cannot cause the solver to fail.

The syntax to define variable order in a constraint block is as follows:

```
constraint_block_item ::=           //See "Constraints" on page 973
                      solve identifier_list before identifier_list ;
|                   constraint_expression
```

Figure 13-10 Solve...before constraint ordering syntax (excerpt from “Formal Syntax” on page 965)

The `solve` and `before` each take a comma-separated list of integral variables or array elements.

The following restrictions apply to variable ordering:

- Only random variables are allowed, that is, they must be `rand`.
- `randc` variables are not allowed. `randc` variables are always solved before any other.
- The variables must be integral values.
- A constraint block can contain both regular value constraints and ordering constraints.
- There must be no circular dependencies in the ordering, such as “solve a before b” combined with “solve b before a”.
- Variables that are not explicitly ordered shall be solved with the last set of ordered variables. These values are deferred until as late as possible to assure a good distribution of values.
- Variables that are partially ordered shall be solved with the latest set of ordered variables so that all ordering constraints are met. These values are deferred until as late as possible to assure a good distribution of values.
- Variables can be solved in an order that is not consistent with the ordering constraints, provided that the outcome is the same. An example situation where this might occur is as follows:

```
x == 0;  
x < y;  
solve y before x;
```

In this case, because `x` has only one possible assignment (0), `x` can be solved for before `y`. The constraint solver can use this flexibility to speed up the solving process.

Static Constraint Blocks

A constraint block can be defined as `static` by including the `static` keyword in its definition.

The syntax to declare a `static` constraint block is as follows:

```
constraint_declaration ::=           //See "Constraints" on page 973
    [ static ] constraint constraint_identifier constraint_block
```

Figure 13-11 Static constraint syntax (excerpt from “Formal Syntax” on page 965)

If a constraint block is declared as `static`, then calls to `constraint_mode()` shall affect all instances of the specified constraint in all objects. Thus, if a `static` constraint is set to OFF, it is off for all instances of that particular class.

Functions in Constraints

Some properties are unwieldy or impossible to express in a single expression. For example, the natural way to compute the number of ones in a packed array uses a loop:

```
function int count_ones ( bit [9:0] w );
    for( count_ones = 0; w != 0; w = w >> 1 )
        count_ones += w & 1'b1;
endfunction
```

Such a function could be used to constrain other random variables to the number of 1 bits:

```
constraint C1 { length == count_ones( v ) ; }
```

Without the ability to call a function, this constraint requires the loop to be unrolled and expressed as a sum of the individual bits:

```
constraint C2
```

```

{
    length == ((v>>9)&1) + ((v>>8)&1) + ((v>>7)&1) +
((v>>6)&1) + ((v>>5)&1) +
((v>>4)&1) + ((v>>3)&1) + ((v>>2)&1) +
((v>>1)&1) + ((v>>0)&1);
}

```

Unlike the `count_ones` function, more complex properties, which require temporary state or unbounded loops, may be impossible to convert into a single expression. The ability to call functions, thus, enhances the expressive power of the constraint language and reduces the likelihood of errors. The two constraints, C1 and C2, from above are not completely equivalent; C2 is bidirectional (length can constrain v and vice versa), whereas C1 is not.

To handle these common cases, SystemVerilog allows constraint expressions to include function calls, but it imposes certain semantic restrictions:

- Functions that appear in constraint expressions cannot contain `output` or `ref` arguments (`const ref` are allowed).
- Functions that appear in constraints cannot modify the constraints, for example, calling `rand_mode` or `constraint_mode` methods.
- Functions shall be called before constraints are solved, and their return values shall be treated as state variables.
- Random variables used as function arguments shall establish an implicit variable ordering or priority. Constraints that include only variables with higher priority are solved before other, lower priority constraints. Random variables solved as part of a higher priority set of constraints become state variables to the remaining set of constraints. For example:

```
class B;
```

```

rand int x, y;
constraint C { x <= F(y); }
constraint D { y inside { 2, 4, 8 } ; }
endclass

```

forces y to be solved before x . Thus, constraint D is solved separately before constraint C, which uses the values of y and $F(y)$ as state variables. In SystemVerilog, the behavior for variable ordering implied by function arguments differs from the behavior for ordering specified using the “solve...before...” constraint; function argument variable ordering subdivides the solution space thereby changing it. Because constraints on higher priority variables are solved without considering lower priority constraints at all, this subdivision can cause the overall constraints to fail. Within each prioritized set of constraints, cyclical randc variables are solved first.

- Circular dependencies created by the implicit variable ordering shall result in an error.
- Function calls in active constraints are executed an unspecified number of times (at least once) in an unspecified order.

Constraint Guards

Constraint guards are predicate expressions that function as guards against the creation of constraints, and not as logical relations to be satisfied by the solver. These predicate expressions are evaluated before the constraints are solved and are characterized by involving only the following items:

- Constants
- State variables

In addition to the above, iterative constraints (see “[Iterative Constraints](#)” on page 360) also consider loop variables and the size of the array being iterated as state variables.

Treating these predicate expressions as constraint guards prevents the solver from generating evaluation errors, thereby failing on some seemingly correct constraints. This enables you to write constraints that avoid errors due to nonexistent object handles or array indices out of bounds. For example, the sort constraint of the singly linked list, `SList`, shown below is intended to assign a random sequence of numbers that is sorted in ascending order. However, the constraint expression will fail on the last element when `next.n` results in an evaluation error due to a nonexistent handle.

```
class SList;
    rand int n;
    rand Slist next;

    constraint sort { n < next.n; }
endclass
```

Guard expressions can themselves include subexpressions that result in evaluation errors (for example, null references), and they are also guarded from generating errors. This logical sifting is accomplished by evaluating predicate subexpressions using the following 4-state representation:

- 0 FALSE Subexpression evaluates to FALSE.
- 1 TRUE Subexpression evaluates to TRUE.
- E ERROR Subexpression causes an evaluation error.
- R RANDOM Expression includes random variables and cannot be evaluated.

Every subexpression within a predicate expression is evaluated to yield one of the above four values. The subexpressions are evaluated in an arbitrary order, and the result of that evaluation plus the logical operation define the outcome in the alternate 4-state representation. A conjunction (`&&`), disjunction (`||`), or negation (`!`) of subexpressions can include some (perhaps all) guard subexpressions. The following rules specify the resulting value for the guard:

- Conjunction (`&&`): If any one of the subexpressions evaluates to `FALSE`, then the guard evaluates to `FALSE`. If any one subexpression evaluates to `ERROR`, then the guard evaluates to `ERROR`. Otherwise, the guard evaluates to `TRUE`.
 - If the guard evaluates to `FALSE`, then the constraint is eliminated.
 - If the guard evaluates to `TRUE`, then a (possibly conditional) constraint is generated.
 - If the guard evaluates to `ERROR`, then an error is generated and randomize fails.
- Disjunction (`||`): If any one of the subexpressions evaluates to `TRUE`, then the guard evaluates to `TRUE`. If any one subexpression evaluates to `ERROR`, then the guard evaluates to `ERROR`. Otherwise, the guard evaluates to `FALSE`.
 - If the guard evaluates to `FALSE`, then a (possibly conditional) constraint is generated.
 - If the guard evaluates to `TRUE`, then an unconditional constraint is generated.
 - If the guard evaluates to `ERROR`, then an error is generated and randomize fails.

- Negation (!): If the subexpression evaluates to `ERROR`, then the guard evaluates to `ERROR`. Otherwise, if the subexpression evaluates to `TRUE` or `FALSE`, then the guard evaluates to `FALSE` or `TRUE`, respectively.

These rules are codified by the truth tables shown in [Figure 13-12](#).

Figure 13-12 Trust tables for conjunction, disjunction, and negation rules

&&	0	1	E	R
0	0	0	0	0
1	0	1	E	R
E	0	E	E	E

Conjunction

	0	1	E	R
0	0	1	E	R
1	1	1	1	1
E	E	1	E	E

Disjunction

!	
0	1
1	0
E	E

Negation

These rules are applied recursively until all subexpressions are evaluated. The final value of the evaluated predicate expression determines the outcome as follows:

- If the result is `TRUE`, then an unconditional constraint is generated.
- If the result is `FALSE`, then the constraint is eliminated and can generate no error.
- If the result is `ERROR`, then an unconditional error is generated and the constraint fails.
- If the final result of the evaluation is `RANDOM`, then a conditional constraint is generated.

When the final value is RANDOM, a traversal of the predicate expression tree is needed to collect all conditional guards that evaluate to RANDOM. When the final value is ERROR, a subsequent traversal of the expression tree is not required, allowing implementations to issue only one error.

Example 1:

```

class D;
    int x;
endclass

class C;
    rand int x, y;
    D a, b;
    constraint c1 { (x < y || a.x > b.x || a.x == 5) ->
x+y == 10; }
endclass

```

In Example 1, the predicate subexpressions are $(x < y)$, $(a.x > b.x)$, and $(a.x == 5)$, which are all connected by disjunction. Some possible cases are as follows:

- Case 1: a is non-null, b is null, a.x is 5.

Because $(a.x==5)$ is true, the fact that $b.x$ generates an error does not result in an error. The unconditional constraint $(x+y == 10)$ is generated.

- Case 2: a is null.

This always results in error, irrespective of the other conditions.

- Case 3: a is non-null, b is non-null, a.x is 10, b.x is 20.

All the guard subexpressions evaluate to FALSE. The conditional constraint $(x < y) \rightarrow (x+y == 10)$ is generated.

Example 2:

```
class D;
    int x;
endclass

class C;
    rand int x, y;
    D a, b;
    constraint c1 { (x < y && a.x > b.x && a.x == 5) ->
x+y == 10; }
endclass
```

In Example 2, the predicate subexpressions are $(x < y)$, $(a.x > b.x)$, and $(a.x == 5)$, which are all connected by conjunction. Some possible cases are as follows:

- Case 1: a is non-null, b is null, a.x is 6.

Because $(a.x == 5)$ is false, the fact that $b.x$ generates an error does not result in an error.

The constraint is eliminated.

- Case 2: a is null

This always results in error, irrespective of the other conditions.

- Case 3: a is non-null, b is non-null, a.x is 5, b.x is 2.

All the guard subexpressions evaluate to TRUE, producing constraint $(x < y) \rightarrow (x + y == 10)$.

Example 3:

```
class D;
    int x;
endclass
```

```

class C;
    rand int x, y;
    D a, b;
    constraint c1 { (x < y && (a.x > b.x || a.x ==5)) ->
x+y == 10; }
endclass

```

In Example 3, the predicate subexpressions are $(x < y)$ and $(a.x > b.x \text{ || } a.x == 5)$, which are connected by disjunction. Some possible cases are as follows:

- Case 1: a is non-null, b is null, a.x is 5.

The guard expression evaluates to $(\text{ERROR} \text{ || } a.x==5)$, which evaluates to $(\text{ERROR} \text{ || } \text{TRUE})$. The guard subexpression evaluates to TRUE. The conditional constraint $(x < y) \rightarrow (x+y == 10)$ is generated.

- Case 2: a is non-null, b is null, a.x is 8.

The guard expression evaluates to $(\text{ERROR} \text{ || } \text{FALSE})$ and generates an error.

- Case 3: a is null

This always results in error, irrespective of the other conditions.

- Case 4: a is non-null, b is non-null, a.x is 5, b.x is 2.

All the guard subexpressions evaluate to TRUE. The conditional constraint $(x < y) \rightarrow (x+y == 10)$ is generated.

Randomization Methods

Randomize()

Variables in an object are randomized using the `randomize()` class method. Every class has a built-in `randomize()` virtual method, declared as follows:

```
virtual function int randomize();
```

The `randomize()` method is a virtual function that generates random values for all the active random variables in the object, subject to the active constraints.

The `randomize()` method returns 1 if it successfully sets all the random variables and objects to valid values; otherwise, it returns 0.

Example:

```
class SimpleSum;
    rand bit [7:0] x, y, z;
    constraint c {z == x + y;}
endclass
```

This class definition declares three random variables, `x`, `y`, and `z`. Calling the `randomize()` method shall randomize an instance of class `SimpleSum`:

```
SimpleSum p = new;
int success = p.randomize();
if (success == 1) ...
```

Checking the return status can be necessary because the actual value of state variables or addition of constraints in derived classes can render seemingly simple constraints unsatisfiable.

Pre_randomize() and post_randomize()

Every class contains `pre_randomize()` and `post_randomize()` methods, which are automatically called by `randomize()` before and after computing new random values.

The prototype for the `pre_randomize()` method is as follows:

```
function void pre_randomize();
```

The prototype for the `post_randomize()` method is as follows:

```
function void post_randomize();
```

When `obj.randomize()` is invoked, it first invokes `pre_randomize()` on `obj` and also all of its random object members that are enabled. After the new random values are computed and assigned, `randomize()` invokes `post_randomize()` on `obj` and also all of its random object members that are enabled.

You can override the `pre_randomize()` in any class to perform initialization and set preconditions before the object is randomized. If the class is a derived class and no user-defined implementation of `pre_randomize()` exists, then `pre_randomize()` will automatically invoke `super.pre_randomize()`.

You can override the `post_randomize()` in any class to perform cleanup, print diagnostics, and check post-conditions after the object is randomized. If the class is a derived class and no user-defined

implementation of `post_randomize()` exists, then `post_randomize()` will automatically invoke `super.post_randomize()`.

If these methods are overridden, they must call their associated parent class methods; otherwise, their pre- and post-randomization processing steps shall be skipped.

The `pre_randomize()` and `post_randomize()` methods are not virtual. However, because they are automatically called by the `randomize()` method, which is virtual, they appear to behave as virtual methods.

Behavior of Randomization Methods

- Random variables declared as `static` are shared by all instances of the class in which they are declared. Each time the `randomize()` method is called, the variable is changed in every class instance.
- If `randomize()` fails, the constraints are infeasible, and the random variables retain their previous values.
- If `randomize()` fails, `post_randomize()` is not called.
- The `randomize()` method is built-in and cannot be overridden.
- The `randomize()` method implements object random stability.
- The built-in methods `pre_randomize()` and `post_randomize()` are functions and cannot block.

In-line Constraints—randomize() with

By using the `randomize()`...with construct, you can declare in-line constraints at the point where the `randomize()` method is called. These additional constraints are applied along with the object constraints.

The syntax for `randomize()`...with is as follows:

```
inline_constraint_declaration ::=  
    class_variable_identifier . randomize [ ( [ variable_identifier_list | null ] ) ]  
        with constraint_block
```

Figure 13-13 In-line constraint syntax (not in “Formal Syntax” on page 965)

The `class_variable_identifier` is the name of an instantiated object.

The unnamed `constraint_block` contains additional in-line constraints to be applied along with the object constraints declared in the class.

For example:

```
class SimpleSum  
    rand bit [7:0] x, y, z;  
    constraint c {z == x + y;}  
endclass  
  
task InlineConstraintDemo(SimpleSum p);  
    int success;  
    success = p.randomize() with {x < y;};  
endtask
```

This is the same example used before; however, `randomize()`...with is used to introduce an additional constraint that `x < y`.

The `randomize()` ...with construct can be used anywhere an expression can appear. The constraint block following with can define all of the same constraint types and forms as would otherwise be declared in a class.

The `randomize()` ...with constraint block can also reference local variables and task and function arguments, eliminating the need for mirroring a local state as member variables in the object class. The scope for variable names in a constraint block, from inner to outer, is `randomize()` ...with object class, automatic and local variables, task and function arguments, class variables, and variables in the enclosing scope. The `randomize()` ...with class is brought into scope at the innermost nesting level.

In the example below, the `randomize()` ...with class is `Foo`.

```
class Foo;
    rand integer x;
endclass

class Bar;
    integer x;
    integer y;

    task doit(Foo f, integer x, integer z);
        int result;
        result = f.randomize() with {x < y + z;};
    endtask
endclass
```

In the `f.randomize()` with constraint block, `x` is a member of class `Foo` and hides the `x` in class `Bar`. It also hides the `x` argument in the `doit()` task. `y` is a member of `Bar`. `z` is a local argument.

Disabling Random Variables with `rand_mode()`

The `rand_mode()` method can be used to control whether a random variable is active or inactive. When a random variable is inactive, it is treated the same as if it had not been declared `rand` or `randc`. Inactive variables are not randomized by the `randomize()` method, and their values are treated as state variables by the solver. All random variables are initially active.

The syntax for the `rand_mode()` method is as follows:

```
task object[.random_variable]::rand_mode( bit on_off );  
or
```

```
function int object.random_variable::rand_mode();
```

The *object* is any expression that yields the object handle in which the random variable is defined.

The *random_variable* is the name of the random variable to which the operation is applied. If it is not specified (only allowed when called as a task), the action is applied to all random variables within the specified object.

When called as a task, the argument to the `rand_mode` method determines the operation to be performed as shown in [Table 13-2](#).

Table 13-2 rand_mode argument

Value	Meaning	Description
0	OFF	Sets the specified variables to inactive so that they are not randomized on subsequent calls to the <code>randomize()</code> method.
1	ON	Sets the specified variables to active so that they are randomized on subsequent calls to the <code>randomize()</code> method.

For unpacked array variables, `random_variable` can specify individual elements using the corresponding index. Omitting the index results in all the elements of the array being affected by the call.

For unpacked structure variables, `random_variable` can specify individual members using the corresponding member. Omitting the member results in all the members of the structure being affected by the call.

If the random variable is an object handle, only the mode of the variable is changed, not the mode of random variables within that object (see global constraints in [“Global Constraints” on page 364](#)).

A compiler error shall be issued if the specified variable does not exist within the class hierarchy or it exists but is not declared as `rand` or `randc`.

When called as a function, `rand_mode()` returns the current active state of the specified random variable. It returns 1 if the variable is active (ON) and 0 if the variable is inactive (OFF).

The function form of `rand_mode()` only accepts singular variables; thus, if the specified variable is an unpacked array, a single element must be selected via its index.

Example:

```
class Packet;
    rand integer source_value, dest_value;
    ... other declarations
endclass

int ret;
Packet packet_a = new;
// Turn off all variables in object
packet_a.rand_mode(0);

// ... other code
// Enable source_value
packet_a.source_value.rand_mode(1);

ret = packet_a.dest_value.rand_mode();
```

This example first disables all random variables in the object `packet_a` and then enables only the `source_value` variable. Finally, it sets the `ret` variable to the active status of variable `dest_value`.

The `rand_mode()` method is built-in and cannot be overridden.

Controlling Constraints with `constraint_mode()`

The `constraint_mode()` method can be used to control whether a constraint is active or inactive. When a constraint is inactive, it is not considered by the `randomize()` method. All constraints are initially active.

The syntax for the `constraint_mode()` method is as follows:

```
task object[.constraint_identifier]::constraint_mode( bit  
on_off );
```

or

```
function int  
object.constraint_identifier::constraint_mode();
```

The *object* is any expression that yields the object handle in which the constraint is defined.

The *constraint_identifier* is the name of the constraint block to which the operation is applied. The constraint name can be the name of any constraint block in the class hierarchy. If no constraint name is specified (only allowed when called as a task), the operation is applied to all constraints within the specified object.

When called as a task, the argument to the `constraint_mode` task method determines the operation to be performed as shown in [Table 13-3](#):

Table 13-3 constraint_mode argument

Value	Meaning	Description
0	OFF	Sets the specified constraint block to inactive so that it is not enforced by subsequent calls to the <code>randomize()</code> method.
1	ON	Sets the specified constraint block to active so that it is considered on subsequent calls to the <code>randomize()</code> method.

A compiler error shall be issued if the specified constraint block does not exist within the class hierarchy.

When called as a function, `constraint_mode()` returns the current active state of the specified constraint block. It returns 1 if the constraint is active (ON) and 0 if the constraint is inactive (OFF).

Example:

```
class Packet;
    rand integer source_value;
    constraint filter1 { source_value > 2 * m; }
endclass

function integer toggle_rand( Packet p );
    if ( p.filter1.constraint_mode() )
        p.filter1.constraint_mode(0);
    else
        p.filter1.constraint_mode(1);
    toggle_rand = p.randomize();
endfunction
```

In this example, the `toggle_rand` function first checks the current active state of the constraint `filter1` in the specified `Packet` object `p`. If the constraint is active, the function deactivates it; if it is inactive, the function activates it. Finally, the function calls the `randomize` method to generate a new random value for variable `source_value`.

The `constraint_mode()` method is built-in and cannot be overridden.

Dynamic Constraint Modification

There are several ways to dynamically modify randomization constraints:

- Implication and `if...else` style constraints allow declaration of predicated constraints.
- Constraint blocks can be made active or inactive using the `constraint_mode()` built-in method. Initially, all constraint blocks are active. Inactive constraints are ignored by the `randomize()` function.
- Random variables can be made active or inactive using the `rand_mode()` built-in method. Initially, all `rand` and `randc` variables are active. Inactive variables are ignored by the `randomize()` function.
- The weights in a `dist` constraint can be changed, affecting the probability that particular values in the set are chosen.

In-line random Variable Control

The `randomize()` method can be used to temporarily control the set of random and state variables within a class instance or object. When the `randomize` method is called with no arguments, it behaves as described in the previous subclauses, that is, it assigns new values to all random variables in an object—those declared as `rand` or `randc`—so that all of the constraints are satisfied. When `randomize` is called with arguments, those arguments designate the complete set of random variables within that object; all other variables in the object are considered state variables. For example, consider the following class and calls to `randomize`:

```
class CA;
    rand   x, y;
    byte v, w;

    constraint c1 { x < v && y > w };
```

```

endclass

CA a = new;

a.randomize(); // random variables: x, y state variables: v, w
a.randomize( x ); // random variables: x
//state variables: y, v, w
a.randomize( v, w ); // random variables: v, w
// state variables: x, y
a.randomize( w, x ); // random variables: w, x
// state variables: y, v

```

This mechanism controls the set of active random variables for the duration of the call to `randomize`, which is conceptually equivalent to making a set of calls to the `rand_mode()` method to disable or enable the corresponding random variables. Calling `randomize()` with arguments allows changing the random mode of any class property, even those not declared as `rand` or `randc`. This mechanism, however, does not affect the cyclical random mode; it cannot change a nonrandom variable into a cyclical random variable (`randc`) and cannot change a cyclical random variable into a noncyclical random variable (change from `randc` to `rand`).

The scope of the arguments to the `randomize` method is the object class. Arguments are limited to the names of properties of the calling object; expressions are not allowed. The random mode of local class members can only be changed when the call to `randomize` has access to those properties, that is, within the scope of the class in which the local members are declared.

In-line Constraint Checker

Normally, calling the `randomize` method of a class that has no random variables causes the method to behave as a checker. In other words, it assigns no random values and only returns a status:

1 if all constraints are satisfied and 0 otherwise. The in-line random variable control mechanism can also be used to force the `randomize()` method to behave as a checker.

The `randomize` method accepts the special argument `null` to indicate no random variables for the duration of the call. In other words, all class members behave as state variables. This causes the `randomize` method to behave as a checker instead of a generator. A checker evaluates all constraints and simply returns 1 if all constraints are satisfied and 0 otherwise. For example, if class `CA` defined above executes the following call:

```
success = a.randomize( null ); // no random variables
```

then the solver considers all variables as state variables and only checks whether the constraint is satisfied, namely, that the relation $(x < v \ \&\& \ y > w)$ is true using the current values of `x`, `y`, `v`, and `w`.

Random Number System Functions and Methods

\$urandom

The system function `$urandom` provides a mechanism for generating pseudo-random numbers. The function returns a new 32-bit random number each time it is called. The number shall be unsigned.

The syntax for `$urandom` is as follows:

```
function int unsigned $urandom [ (int seed) ] ;
```

The `seed` is an optional argument that determines the sequence of random numbers generated. The seed can be any integral expression. The random number generator (RNG) shall generate the same sequence of random numbers every time the same seed is used.

The RNG is deterministic. Each time the program executes, it cycles through the same random sequence. This sequence can be made nondeterministic by seeding the `$urandom` function with an extrinsic random variable, such as the time of day.

For example:

```
bit [64:1] addr;  
  
$urandom( 254 ); // Initialize the generator  
addr = { $urandom, $urandom }; // 64-bit random number  
number = $urandom & 15; // 4-bit random number
```

The `$urandom` function is similar to the `$random` system function, with two exceptions: `$urandom` returns unsigned numbers and is automatically thread stable (see “[Thread Stability](#)” on page 398).

\$urandom_range()

The `$urandom_range()` function returns an unsigned integer within a specified range.

The syntax for `$urandom_range()` is as follows:

```
function int unsigned $urandom_range( int unsigned  
maxval, int unsigned minval = 0 );
```

The function shall return an unsigned integer in the range of `maxval` ... `minval`.

Example:

```
val = $urandom_range(7, 0);
```

If `minval` is omitted, the function shall return a value in the range of `maxval` ... 0.

Example:

```
val = $urandom_range(7);
```

If `maxval` is less than `minval`, the arguments are automatically reversed so that the first argument is larger than the second argument.

Example:

```
val = $urandom_range(0, 7);
```

All of the three previous examples produce a value in the range of 0 to 7, inclusive.

`$urandom_range()` is automatically thread stable (see “[Thread Stability](#)” on page 398).

Random Stability

The RNG is localized to threads and objects. Because the sequence of random values returned by a thread or object is independent of the RNG in other threads or objects, this property is called random stability. Random stability applies to the following:

- The system randomization calls, `$urandom()` and `$urandom_range()`

- The object and process random seeding method, `srandom()`
- The object randomization method, `randomize()`

Testbenches with this feature exhibit more stable RNG behavior in the face of small changes to your code. Additionally, it enables more precise control over the generation of random values by manually seeding threads and objects.

Random Stability Properties

Random stability encompasses the following properties:

- Initialization RNG. Each module instance, interface instance, program instance, and package has an initialization RNG. Each initialization RNG is seeded with the default seed. The default seed is an implementation-dependent value. An initialization RNG shall be used in the creation of static threads and static initializers (see the following bullets).
- Thread stability. Each thread has an independent RNG for all randomization system calls invoked from that thread. When a new dynamic thread is created, its RNG is seeded with the next random value from its parent thread. This property is called hierarchical seeding. When a static thread is created, its RNG is seeded with the next value from the initialization RNG of the module instance, interface instance, program instance, or package containing the thread declaration.

Program and thread stability is guaranteed as long as thread creation and random number generation are done in the same order as before. When adding new threads to an existing test, they can be added at the end of a code block in order to maintain random number stability of previously created work.

- Object stability. Each class instance (object) has an independent RNG for all randomization methods in the class. When an object is created using `new`, its RNG is seeded with the next random value from the thread that creates the object. When a class object is created by a static declaration initializer, there is no active thread; thus, the RNG of the created object is seeded with the next random value of the initialization RNG of the module instance, interface instance, program instance, or package in which the declaration occurred.

Object stability is guaranteed as long as object and thread creation and random number generation are done in the same order as before. In order to maintain random number stability, new objects, threads, and random numbers can be created after existing objects are created.

- Manual seeding. All noninitialization RNGs can be manually seeded. Combined with hierarchical seeding, this facility allows you to define the operation of a subsystem (hierarchy subtree) completely with a single seed at the root thread of the subsystem.

Thread Stability

Random values returned from the `$urandom` system call are independent of thread execution order. For example:

```
integer x, y, z;
fork //set a seed at the start of a thread
    begin process::self.srandom(100); x = $urandom; end
        //set a seed during a thread
    begin y = $urandom; process::self.srandom(200); end
        // draw 2 values from the thread RNG
    begin z = $urandom + $urandom ; end
join
```

The above program fragment illustrates several properties:

- Thread locality. The values returned for `x`, `y`, and `z` are independent of the order of thread execution. This is an important property because it allows development of subsystems that are independent, controllable, and predictable.
- Hierarchical seeding. When a thread is created, its random state is initialized using the next random value from the parent thread as a seed. The three forked threads are all seeded from the parent thread.

Each thread is seeded with a unique value, determined solely by its parent. The root of a thread execution subtree determines the random seeding of its children. This allows entire subtrees to be moved and preserves their behavior by manually seeding their root thread.

Object Stability

The `randomize()` method built into every class exhibits object stability. This is the property that calls to `randomize()` in one instance are independent of calls to `randomize()` in other instances and are independent of calls to other `randomize` functions.

For example:

```
class Foo;
    rand integer x;
endclass

class Bar;
    rand integer y;
endclass

initial begin
```

```

Foo foo = new();
Bar bar = new();
integer z;
void'(foo.randomize());
// z = $random;
void'(bar.randomize());
end

```

- The values returned for `foo.x` and `bar.y` are independent of each other.
- The calls to `randomize()` are independent of the `$random` system call. If one uncomments the line `z = $random` above, there is no change in the values assigned to `foo.x` and `bar.y`.
- Each instance has a unique source of random values that can be seeded independently. That random seed is taken from the parent thread when the instance is created.
- Objects can be seeded at any time using the `srandom()` method.

```

class Foo;
    function new (integer seed);
        //set a new seed for this instance
        this.srandom(seed);
    endfunction
endclass

```

Once an object is created, there is no guarantee that the creating thread can change the object's random state before another thread accesses the object. Therefore, it is best that objects self-seed within their `new` method rather than externally.

An object's seed can be set from any thread. However, a thread's seed can only be set from within the thread itself.

Manually Seeding Randomize

Each object maintains its own internal RNG, which is used exclusively by its `randomize()` method. This allows objects to be randomized independent of each other and of calls to other system randomization functions. When an object is created, its RNG is seeded using the next value from the RNG of the thread that creates the object. This process is called hierarchical object seeding.

Sometimes it is desirable to manually seed an object's RNG using the `srandom()` method. This can be done either in a class method or external to the class definition:

An example of seeding the RNG internally, as a class method, is as follows:

```
class Packet;
    rand bit[15:0] header;
    ...
    function new (int seed);
        this.srandom(seed);
        ...
    endfunction
endclass
```

An example of seeding the RNG externally is as follows:

```
Packet p = new(200); // Create p with seed 200.
p.srandom(300);     // Re-seed p with seed 300.
```

Calling `srandom()` in an object's `new()` function assures the object's RNG is set with the new seed before any class member values are randomized.

Random Weighted Case—randcase

```
statement_item ::=           //See "Statements" on page 992
                  ...
|           randcase_statement
randcase_statement ::=           //See "case Statements" on page 995
      randcase randcase_item { randcase_item } endcase
randcase_item ::= expression : statement_or_null
```

Figure 13-14 Randcase syntax (excerpt from “Formal Syntax” on page 965)

The keyword `randcase` introduces a `case` statement that randomly selects one of its branches. The `randcase` item expressions are non-negative integral values that constitute the branch weights. An item’s weight divided by the sum of all weights gives the probability of taking that branch. For example:

```
randcase
  3 : x = 1;
  1 : x = 2;
  4 : x = 3;
endcase
```

The sum of all weights is 8; therefore, the probability of taking the first branch is 0.375, the probability of taking the second is 0.125, and the probability of taking the third is 0.5.

If a branch specifies a zero weight, then that branch is not taken. If all `randcase` items specify zero weights, then no branch is taken and a warning can be issued.

The `randcase` weights can be arbitrary expressions, not just constants. For example:

```
byte a, b;

randcase
```

```

a + b : x = 1;
a - b : x = 2;
a ^ ~b : x = 3;
12'b800 : x = 4;
endcase

```

The precision of each weight expression is self-determined. The sum of the weights is computed using standard addition semantics (maximum precision of all weights), where each summand is unsigned. Each weight expression is evaluated at most once (implementations can cache identical expressions) in an unspecified order. In the example above, the first three weight expressions are computed using 8-bit precision, and the fourth expression is computed using 12-bit precision. The resulting weights are added as unsigned values using 12-bit precision. The weight selection then uses unsigned 12-bit comparison.

Each call to `randcase` retrieves one random number in the range of 0 to the sum of the weights. The weights are then selected in declaration order: smaller random numbers correspond to the first (top) weight statements.

`Randcase` statements exhibit thread stability. The random numbers are obtained from `$urandom_range()`; thus, random values drawn are independent of thread execution order. This can result in multiple calls to `$urandom_range()` to handle greater than 32 bits.

Random Sequence Generation—`randsequence`

Parser generators, such as yacc, use a BNF or similar notation to describe the grammar of the language to be parsed. The grammar is thus used to generate a program that is able to check whether a stream of tokens represents a syntactically correct utterance in that language. SystemVerilog's sequence generator reverses this

process. It uses the grammar to randomly create a correct utterance (that is, a stream of tokens) of the language described by the grammar. The random sequence generator is useful for randomly generating structured sequences of stimulus such as instructions or network traffic patterns.

The sequence generator uses a set of rules and productions within a `randsequence` block. The syntax of the `randsequence` block is as follows:

```

statement_item ::=           //See "Statements" on page 992
                    ..
|         randsequence_statement
randsequence_statement ::= randsequence ( [ production_identifier ] ) //See "Randsequence" on page 998
                                production { production }
                                endsequence
production ::= [ function_data_type ] production_identifier [ ( tf_port_list ) ] : rs_rule { | rs_rule } ;
rs_rule ::= rs_production_list [ := weight_specification [ rs_code_block ] ]
rs_production_list ::= 
                    rs_prod { rs_prod }
|         rand join [ ( expression ) ] production_item production_item { production_item }
weight_specification ::= 
                    integral_number
|         ps_identifier
|         ( expression )
rs_code_block ::= { { data_declaration } { statement_or_null } }
rs_prod ::= 
                    production_item
|         rs_code_block
|         rs_if_else
|         rs_repeat
|         rs_case
production_item ::= production_identifier [ ( list_of_arguments ) ]
rs_if_else ::= if ( expression ) production_item [ else production_item ]
rs_repeat ::= repeat ( expression ) production_item
rs_case ::= case ( expression ) rs_case_item { rs_case_item } endcase
rs_case_item ::= 
                    expression { , expression } : production_item ;
|         default [ : ] production_item ;

```

Figure 13-15 Randsequence syntax (excerpt from “Formal Syntax” on page 965)

A randsequence grammar is composed of one or more productions. Each production contains a name and a list of production items. Production items are further classified into terminals and nonterminals. Nonterminals are defined in terms of terminals and other nonterminals. A terminal is an indivisible item that needs no further definition than its associated code block. Ultimately, every nonterminal is decomposed into its terminals. A production list contains a succession of production items, indicating that the items must be streamed in sequence. A single production can contain multiple production lists separated by the | symbol. Production lists separated by a | imply a set of choices, which the generator will make at random.

A simple example illustrates the basic concepts:

```
randsequence( main )
    main          : first second done ;
    first         : add | dec ;
    second        : pop | push ;
    done          : { $display("done") ; } ;
    add           : { $display("add") ; } ;
    dec           : { $display("dec") ; } ;
    pop           : { $display("pop") ; } ;
    push          : { $display("push") ; } ;
endsequence
```

The production `main` is defined in terms of three nonterminals: `first`, `second`, and `done`. When `main` is chosen, it generates the sequence, `first`, `second`, and `done`. When the first production is generated, it is decomposed into its productions, which specify a random choice between `add` and `dec`. Similarly, the second production specifies a choice between `pop` and `push`. All other

productions are terminals; they are completely specified by their code block, which in the example displays the production name. Thus, the grammar leads to the following possible outcomes:

```
add pop done
add push done
dec pop done
dec push done
```

When the `randsequence` statement is executed, it generates a grammar-driven stream of random productions. As each production is generated, the side effects of executing its associated code blocks produce the desired stimulus. In addition to the basic grammar, the sequence generator provides for random weights, interleaving, and other control mechanisms. Although the `randsequence` statement does not intrinsically create a loop, a recursive production will cause looping.

The `randsequence` statement creates an automatic scope. All production identifiers are local to the scope. In addition, each code block within the `randsequence` block creates an anonymous automatic scope. Hierarchical references to the variables declared within the code blocks are not allowed. To declare a `static` variable, the `static` prefix must be used. The `randsequence` keyword can be followed by an optional production name (inside the parentheses) that designates the name of the top-level production. If unspecified, the first production becomes the top-level production.

Random Production Weights

The probability that a production list is generated can be changed by assigning weights to production lists. The probability that a particular production list is generated is proportional to its specified weight.

```
production ::= [ function_data_type ] production_identifier [ ( tf_port_list ) ] : rs_rule { | rs_rule } ;
```

```
rs_rule ::= rs_production_list [ := weight_specification [ rs_code_block ] ]
```

The `:=` operator assigns the weight specified by the `weight_specification` to its production list. A `weight_specification` must evaluate to an integral non-negative value. A weight is only meaningful when assigned to alternative productions, that is, production list separated by a `|`. Weight expressions are evaluated when their enclosing production is selected, thus allowing weights to change dynamically. For example, the first production of the previous example can be rewritten as follows:

```
first : add := 3
| dec := (1 + 1) // 2
;
```

This defines the production `first` in terms of two weighted production lists, `add` and `dec`. The production `add` will be generated with 60% probability, and the production `dec` will be generated with 40% probability.

If no weight is specified, a production shall use a weight of 1. If only some weights are specified, the unspecified weights shall use a weight of 1.

If...else Production Statements

A production can be made conditionally by means of an `if...else` production statement. The syntax of the `if...else` production statement is as follows:

```
rs_if_else ::= if ( expression ) production_item [ else production_item ]
```

The *expression* can be any expression that evaluates to a boolean value. If the expression evaluates to true, the production following the expression is generated; otherwise, the production following the optional `else` statement is generated. For example:

```
randsequence ()  
  ...  
  PP_OP : if ( depth < 2 ) PUSH else POP ;  
  PUSH  : { ++depth; do_push(); };  
  POP   : { --depth; do_pop(); };  
endsequence
```

This example defines the production `PP_OP`. If the variable `depth` is less than 2, then production `PUSH` is generated. Otherwise, production `POP` is generated. The variable `depth` is updated by the code blocks of both the `PUSH` and `POP` productions.

Case Production Statements

A production can be selected from a set of alternatives using a `case` production statement. The syntax of the `case` production statement is as follows:

```
rs_case ::= case ( expression ) rs_case_item { rs_case_item } endcase  
rs_case_item ::=  
  expression { , expression } : production_item ;  
  | default [ :] production_item ;
```

The `case` production statement is analogous to the procedural `case` statement except as noted below. The `case` expression is evaluated, and its value is compared against the value of each `case_item` expression, all of which are evaluated and compared in the order in which they are given. The production generated is the one associated with the first `case_item` expression matching the `case` expression. If no matching `case_item` expression is found, then the production associated with the optional `default` item is generated, or

nothing if there is no default item. Multiple default statements in one case production statement shall be illegal. The `case_item` expressions separated by commas allow multiple expressions to share the production. For example:

```
randsequence()
    SELECT : case ( device & 7 )
        0 : NETWORK ;
        1, 2: DISK ;
        default : MEMORY ;
    endcase ;
    ...
endsequence
```

This example defines the production `SELECT` with a `case` statement. The `case` expression (`device & 7`) is evaluated and compared against the two `case_item` expressions. If the expression matches 0, the production `NETWORK` is generated; and if it matches 1 or 2, the production `DISK` is generated. Otherwise, the production `MEMORY` is generated.

Repeat Production Statements

The `repeat` production statement is used to iterate over a production a specified number of times. The syntax of the `repeat` production statement is as follows:

```
rs_repeat ::= repeat ( expression ) production_item
```

The `repeat` expression must evaluate to a non-negative integral value. That value specifies the number of times that the corresponding production is generated. For example:

```
randsequence()
    ...
    PUSH_OPER : repeat( $urandom_range( 2, 6 ) ) PUSH ;
    PUSH      : ...
endsequence
```

In this example, the `PUSH_OPER` production specifies that the `PUSH` production be repeated a random number of times (between 2 and 6) depending on the value returned by `$urandom_range()`.

The `repeat` production statement itself cannot be terminated prematurely. A `break` statement will terminate the entire `randsequence` block (see “[Aborting Productions—break and return](#)” on page 411).

Interleaving Productions—`rand join`

The `rand join` production control is used to randomly interleave two or more production sequences while maintaining the relative order of each sequence. The syntax of the `rand join` production control is as follows:

```
rs_production_list ::=  
    rs_prod { rs_prod }  
    |      rand join [ ( expression ) ] production_item production_item { production_item }
```

For example:

```
randsequence( TOP )  
    TOP : rand join S1 S2 ;  
    S1 : A B ;  
    S2 : C D ;  
endsequence
```

The generator will randomly produce the following sequences:

```
A B C D  
A C B D  
A C D B  
C D A B  
C A B D  
C A D B
```

The optional expression following the `rand join` keywords must be a real number in the range of 0.0 to 1.0. The value of this expression represents the degree to which the length of the sequences to be interleaved affects the probability of selecting a sequence. A sequence's length is the number of productions not yet interleaved at a given time. If the expression is 0.0, the shortest sequences are given higher priority. If the expression is 1.0, the longest sequences are given priority. For instance, using the previous example,

`TOP : rand join (0.0) S1 S2 ;`

gives higher priority to the sequences: A B C D C D A B, and

`TOP : rand join (1.0) S1 S2 ;`

gives higher priority to the sequences: A C B D A C D B C
A B D C A D B.

If unspecified, the generator used the default value of 0.5, which does not prioritize any sequence length.

At each step, the generator interleaves nonterminal symbols to depth of 1.

Aborting Productions—`break` and `return`

Two procedural statements can be used to terminate a production prematurely: `break` and `return`. These two statements can appear in any code block; they differ in what they consider the scope from which to exit.

The `break` statement terminates the sequence generation. When a `break` statement is executed from within a production code block, it forces a jump out of the `randsequence` block. For example:

```
randsequence ()
```

```

    WRITE      : SETUP DATA ;
    SETUP     : { if( fifo_length >= max_length ) break; }
COMMAND ;
    DATA      : ...
endsequence
next_statement : ...

```

When the example above executes the `break` statement within the `SETUP` production, the `COMMAND` production is not generated, and execution continues on the line labeled `next_statement`. Use of the `break` statement within a loop statement behaves as defined in “[Jump Statements](#)” on page 280. Thus, the `break` statement terminates the smallest enclosing looping statement; otherwise, it terminates the `randsequence` block.

The `return` statement aborts the generation of the current production. When a `return` statement is executed from within a production code block, the current production is aborted. Sequence generation continues with the next production following the aborted production. For example:

```

randsequence()
    TOP : P1 P2 ;
    P1  : A B C ;
    P2  : A { if( flag == 1 ) return; } B C ;
    A   : { $display( "A" ); } ;
    B   : { if( flag == 2 ) return; $display( "B" ); } ;
    C   : { $display( "C" ); } ;
endsequence

```

Depending on the value of variable `flag`, the example above displays the following:

```

flag == 0  ==>  A B C A B C
flag == 1  ==>  A B C A
flag == 2  ==>  A C A C

```

When `flag == 1`, production P2 is aborted in the middle, after generating A. When `flag == 2`, production B is aborted twice (once as part of P1 and once as part of P2); however, each time, generation continues with the next production, C.

Value Passing Between Productions

Data can be passed down to a production about to be generated, and generated productions can return data to the nonterminals that triggered their generation. Passing data to a production is similar to a task call and uses the same syntax. Returning data from a production requires that a type be declared for the production, which uses syntax similar to a function declaration.

Productions that accept data include a formal argument list. The syntax for declaring the arguments to a production is similar to a task prototype; the syntax for passing data to the production is the same as a task call.

```
production ::= [ function_data_type ] production_identifier [ ( tf_port_list ) ] : rs_rule { | rs_rule } ;
production_item ::= production_identifier [ ( list_of_arguments ) ]
```

For example, the first example above could be written as follows:

```
randsequence( main )
    main      : first second gen ;
    first     : add | dec ;
    second    : pop | push ;
    add       : gen("add") ;
    dec       : gen("dec") ;
    pop       : gen("pop") ;
    push      : gen("push") ;
    gen( string s = "done" ) : { $display( s ) ; } ;
endsequence
```

In this example, the production `gen` accepts a string argument whose default is "done". Five other productions generate this production, each with a different argument (the one in `main` uses the default).

A production creates a scope, which encompasses all its rules and code blocks. Thus, arguments passed down to a production are available throughout the production.

Productions that return data require a type declaration. The optional `return` type precedes the production. Productions that do not specify a `return` type shall assume a `void` `return` type.

A value is returned from a production by using the `return` with an expression. When the `return` statement is used with a production that returns a value, it must specify an expression of the correct type, just like nonvoid functions. The `return` statement assigns the given expression to the corresponding production. The return value can be read in the code blocks of the production that triggered the generation of the production returning a value. Within these code blocks, return values are accessed using the production name plus an optional indexing expression. Within each production, a variable of the same name is implicitly declared for each production that returns a value.

If the same production appears multiple times, then a one-dimensional array that starts at 1 is implicitly declared. For example:

```
randsequence( bin_op )
  void bin_op ://value operator value void type is optional
  { $display( "%s %b %b", operator, value[1], value[2] ) ;
    bit [7:0] value : { return $urandom } ;
    string operator : add := 5 { return "+" ; }
    | dec   := 2 { return "-" ; } | mult := 1 { return "*" ; } ;
  endsequence
```

In the example above, the `operator` and `value` productions return a string and an 8-bit value, respectively. The production `bin_op` includes these two value-returning productions. Therefore, the code block associated with production `bin_op` has access to the following implicit variable declarations:

```
bit [7:0] value [1:2];
string operator;
```

Accessing these implicit variables yields the values returned from the corresponding productions. When executed, the example above displays a simple three-item random sequence: an operator followed by two 8-bit values. The operators `+`, `-`, and `*` are chosen with a distribution of 5/8, 2/8, and 1/8, respectively.

Only the return values of productions already generated (that is, to the left of the code block accessing them) can be retrieved. Attempting to read the return value of a production that has not been generated results in an undefined value. For example:

```
x : A {int y = B;} B ;      // invalid use of B
x : A {int y = A[2];} B A ; // invalid use of A[2]
x : A {int y = A;} B {int j = A + B;} ; // valid
```

The sequences produced by `randsequence` can be driven directly into a system, as a side effect of production generation, or the entire sequence can be generated for future processing. For example, the following function generates and returns a queue of random numbers in the range given by its arguments. The first and last queue item correspond to the lower and upper bounds, respectively. Also, the size of the queue is randomly selected based on the production weights.

```
function int[$] GenQueue(int low, int high);
    int[$] q;
```

```

randsequence ()
    TOP      : BOUND(low) LIST BOUND(high) ;
    LIST     : LIST ITEM   := 8 { q = { q, ITEM } ; }
                | ITEM   := 2 { q = { q, ITEM } ; }
                ;
    int ITEM : { return $urandom_range( low, high ) ; } ;

    BOUND(int b) : { q = { q, b } ; } ;
endsequence
GenQueue = q;
endfunction

```

When the `randsequence` in function `GenQueue` executes, it generates the `TOP` production, which causes three productions to be generated: `BOUND` with argument `low`, `LIST`, and `BOUND` with argument `high`. The `BOUND` production simply appends its argument to the queue. The `LIST` production consists of a weighted `LIST ITEM` production and an `ITEM` production. The `LIST ITEM` production is generated with 80% probability, which causes the `LIST` production to be generated recursively, thereby postponing the generation of the `ITEM` production. The selection between `LIST ITEM` and `ITEM` is repeated until the `ITEM` production is selected, which terminates the `LIST` production. Each time the `ITEM` production is generated, it produces a random number in the indicated range, which is later appended to the queue.

The following example uses a `randsequence` block to produce random traffic for a DSL packet network:

```

class DSL; ... endclass
// class that creates valid DSL packets

randsequence (STREAM)
    STREAM : GAP DATA := 80
                | DATA   := 20 ;

```

```

DATA      : PACKET(0)      := 94 { transmit( PACKET ) ; }
| PACKET(1)      := 6   { transmit( PACKET ) ; } ;

DSL PACKET (bit bad) : { DSL d = new;
if( bad ) d.crc ^= 23; // mangle crc
return d;
};

GAP: { ## {$urandom_range( 1, 20 )}; };

endsequence

```

In this example, the traffic consists of a stream of (good and bad) data packets and gaps. The first production, STREAM, specifies that 80% of the time the traffic consists of a GAP followed by some DATA and 20% of the time it consists of just DATA (no GAP). The second production, DATA, specifies that 94% of all data packets are good packets and the remaining 6% are bad packets. The PACKET production implements the DSL packet creation; if the production argument is 1, then a bad packet is produced by mangling the `crc` of a valid DSL packet. Finally, the GAP production implements the transmission gaps by waiting a random number of cycles between 1 and 20.

14

Interprocess Synchronization and Communication

High-level and easy-to-use synchronization and communication mechanisms are essential to control the kinds of interactions that occur between dynamic processes used to model a complex system or a highly reactive testbench. Verilog provides basic synchronization mechanisms (-> and @), but they are all limited to static objects. They are adequate for synchronization at the hardware level, but fall short of the needs of a highly dynamic, reactive testbench. At the system level, an essential limitation of Verilog is its inability to create dynamic events and communication channels that match the capability to create dynamic processes.

SystemVerilog adds a powerful and easy-to-use set of synchronization and communication mechanisms, all of which can be created and reclaimed dynamically. SystemVerilog adds a semaphore built-in class, which can be used for synchronization and mutual exclusion to shared resources, and a mailbox built-in class,

which can be used as a communication channel between processes. SystemVerilog also enhances Verilog's named event data type to satisfy many of the system-level synchronization requirements.

Semaphores

Conceptually, a semaphore is a bucket. When a semaphore is allocated, a bucket that contains a fixed number of keys is created. Processes using semaphores must first procure a key from the bucket before they can continue to execute. If a specific process requires a key, only a fixed number of occurrences of that process can be in progress simultaneously. All others must wait until a sufficient number of keys is returned to the bucket. Semaphores are typically used for mutual exclusion, access control to shared resources, and basic synchronization.

An example of creating a semaphore is as follows:

```
semaphore smTx;
```

Semaphore is a built-in class that provides the following methods:

- Create a semaphore with a specified number of keys: `new()`
- Obtain one or more keys from the bucket: `get()`
- Return one or more keys into the bucket: `put()`
- Try to obtain one or more keys without blocking: `try_get()`

new()

Semaphores are created with the `new()` method.

The prototype for semaphore `new()` is as follows:

```
function new(int keyCount = 0);
```

The `keyCount` specifies the number of keys initially allocated to the semaphore bucket. The number of keys in the bucket can increase beyond `keyCount` when more keys are put into the semaphore than are removed. The default value for `keyCount` is 0.

The `new()` function returns the semaphore handle or, if the semaphore cannot be created, `null`.

put()

The semaphore `put()` method is used to return keys to a semaphore.

The prototype for `put()` is as follows:

```
task put(int keyCount = 1);
```

The `keyCount` specifies the number of keys being returned to the semaphore. The default is 1.

When the `semaphore.put()` task is called, the specified number of keys is returned to the semaphore. If a process has been suspended waiting for a key, that process shall execute if enough keys have been returned.

get()

The semaphore `get()` method is used to procure a specified number of keys from a semaphore.

The prototype for `get()` is as follows:

```
task get(int keyCount = 1);
```

The keyCount specifies the required number of keys to obtain from the semaphore. The default is 1.

If the specified number of keys is available, the method returns and execution continues. If the specified number of keys is not available, the process blocks until the keys become available.

The semaphore waiting queue is first-in first-out (FIFO). This does not guarantee the order in which processes arrive at the queue, only that their arrival order shall be preserved by the semaphore.

try_get()

The semaphore `try_get()` method is used to procure a specified number of keys from a semaphore, but without blocking.

The prototype for `try_get()` is as follows:

```
function int try_get(int keyCount = 1);
```

The keyCount specifies the required number of keys to obtain from the semaphore. The default is 1.

If the specified number of keys is available, the method returns a positive integer and execution continues. If the specified number of keys is not available, the method returns 0.

Mailboxes

A mailbox is a communication mechanism that allows messages to be exchanged between processes. Data can be sent to a mailbox by one process and retrieved by another.

Conceptually, mailboxes behave like real mailboxes. When a letter is delivered and put into the mailbox, one can retrieve the letter (and any data stored within). However, if the letter has not been delivered when one checks the mailbox, one must choose whether to wait for the letter or to retrieve the letter on a subsequent trip to the mailbox. Similarly, SystemVerilog's mailboxes provide processes to transfer and retrieve data in a controlled manner. Mailboxes are created as having either a bounded or unbounded queue size. A bounded mailbox becomes full when it contains the bounded number of messages. A process that attempts to place a message into a full mailbox shall be suspended until enough room becomes available in the mailbox queue. Unbounded mailboxes never suspend a thread in a send operation.

An example of creating a mailbox is as follows:

```
mailbox mbxRcv;
```

Mailbox is a built-in class that provides the following methods:

- Create a mailbox: `new()`
- Place a message in a mailbox: `put()`
- Try to place a message in a mailbox without blocking: `try_put()`
- Retrieve a message from a mailbox: `get()` or `peek()`
- Try to retrieve a message from a mailbox without blocking: `try_get()` or `try_peek()`
- Retrieve the number of messages in the mailbox: `num()`

new()

Mailboxes are created with the `new()` method.

The prototype for mailbox `new()` is as follows:

```
function new(int bound = 0);
```

The `new()` function returns the mailbox handle or, if the mailbox cannot be created, `null`. If the `bound` argument is 0, then the mailbox is unbounded (the default) and a `put()` operation shall never block. If `bound` is nonzero, it represents the size of the mailbox queue.

The bound must be positive. Negative bounds are illegal and can result in indeterminate behavior, but implementations can issue a warning.

num()

The number of messages in a mailbox can be obtained via the `num()` method.

The prototype for `num()` is as follows:

```
function int num();
```

The `num()` method returns the number of messages currently in the mailbox.

The returned value should be used with care because it is valid only until the next `get()` or `put()` is executed on the mailbox. These mailbox operations can be from different processes from the one executing the `num()` method. Therefore, the validity of the returned value shall depend on the time that the other methods start and finish.

put()

The `put()` method places a message in a mailbox.

The prototype for `put()` is as follows:

```
task put( singular message);
```

The `message` is any singular expression, including object handles.

The `put()` method stores a message in the mailbox in strict FIFO order. If the mailbox was created with a bounded queue, the process shall be suspended until there is enough room in the queue.

try_put()

The `try_put()` method attempts to place a message in a mailbox.

The prototype for `try_put()` is as follows:

```
function int try_put( singular message);
```

The `message` is any singular expression, including object handles.

The `try_put()` method stores a message in the mailbox in strict FIFO order. This method is meaningful only for bounded mailboxes. If the mailbox is not full, then the specified message is placed in the mailbox, and the function returns a positive integer. If the mailbox is full, the method returns 0.

get()

The `get()` method retrieves a message from a mailbox.

The prototype for `get()` is as follows:

```
task get( ref singular message );
```

The message can be any singular expression, and it must be a valid left-hand expression.

The get () method retrieves one message from the mailbox, that is, removes one message from the mailbox queue. If the mailbox is empty, then the current process blocks until a message is placed in the mailbox. If the type of the message variable is not equivalent to the type of the message in the mailbox, a runtime error is generated.

Nonparameterized mailboxes are typeless, that is, a single mailbox can send and receive different types of data. Thus, in addition to the data being sent (that is, the message queue), a mailbox implementation must maintain the message data type placed by put (). This is required in order to enable the runtime type checking.

The mailbox waiting queue is FIFO. This does not guarantee the order in which processes arrive at the queue, only that their arrival order shall be preserved by the mailbox.

try_get()

The try_get () method attempts to retrieves a message from a mailbox without blocking.

The prototype for try_get () is as follows:

```
function int try_get( ref singular message );
```

The message can be any singular expression, and it must be a valid left-hand expression.

The try_get () method tries to retrieve one message from the mailbox. If the mailbox is empty, then the method returns 0. If the type of the message variable is not equivalent to the type of the

message in the mailbox, the method returns a negative integer. If a message is available and the message type is equivalent to the type of the `message` variable, the message is retrieved, and the method returns a positive integer.

peek()

The `peek()` method copies a message from a mailbox without removing the message from the queue.

The prototype for `peek()` is as follows:

```
task peek( ref singular message );
```

The `message` can be any singular expression, and it must be a valid left-hand expression.

The `peek()` method copies one message from the mailbox without removing the message from the mailbox queue. If the mailbox is empty, then the current process blocks until a message is placed in the mailbox. If the type of the `message` variable is not equivalent to the type of the message in the mailbox, a runtime error is generated.

Calling the `peek()` method can also cause one message to unblock more than one process. As long as a message remains in the mailbox queue, any process blocked in either a `peek()` or `get()` operation shall become unblocked.

try.Peek()

The `try.Peek()` method attempts to copy a message from a mailbox without blocking.

The prototype for `try.Peek()` is as follows:

```
function int try_peek( ref singular message );
```

The `message` can be any singular expression, and it must be a valid left-hand expression.

The `try_peek()` method tries to copy one message from the mailbox without removing the message from the mailbox queue. If the mailbox is empty, then the method returns 0. If the type of the `message` variable is not equivalent to the type of the message in the mailbox, the method returns a negative integer. If a message is available and its type is equivalent to the type of the `message` variable, the message is copied, and the method returns a positive integer.

Parameterized Mailboxes

The default mailbox is typeless, that is, a single mailbox can send and receive any type of data. This is a very powerful mechanism that, unfortunately, can also result in run-time errors due to type mismatches (types not equivalent) between a message and the type of the variable used to retrieve the message. Frequently, a mailbox is used to transfer a particular message type, and, in that case, it is useful to detect type mismatches at compile time.

Parameterized mailboxes use the same parameter mechanism as parameterized classes (see [“Parameterized Classes” on page 210](#)), modules, and interfaces:

```
mailbox #(type = dynamic_type)
```

where `dynamic_type` represents a special type that enables run-time type checking (the default).

A parameterized mailbox of a specific type is declared by specifying the type:

```
typedef mailbox #(string) s_mbox;  
  
s_mbox sm = new;  
string s;  
  
sm.put( "hello" );  
...  
sm.get( s );           // s <- "hello"
```

Parameterized mailboxes provide all the same standard methods as dynamic mailboxes: num(), new(), get(), peek(), put(), try_get(), try_peek(), try_put().

The only difference between a generic (dynamic) mailbox and a parameterized mailbox is that for a parameterized mailbox, the compiler ensures that the calls to put, try_put, peek, try_peek, get, and try_get methods use argument types equivalent to the mailbox type so that all type mismatches are caught by the compiler and not at run time.

Event

In Verilog, named events are static objects that can be triggered via the -> operator, and processes can wait for an event to be triggered via the @ operator. SystemVerilog events support the same basic operations, but enhance Verilog events in several ways. The most salient enhancement is that the triggered state of Verilog named events has no duration, whereas in SystemVerilog this state persists throughout the time step in which the event triggered. Also,

SystemVerilog events act as handles to synchronization queues. Thus, they can be passed as arguments to tasks, and they can be assigned to one another or compared.

Existing Verilog event operations (@ and ->) are backward compatible and continue to work the same way when used in the static Verilog context. The additional functionality described below works with all events in either the static or dynamic context.

A SystemVerilog event provides a handle to an underlying synchronization object. When a process waits for an event to be triggered, the process is put on a queue maintained within the synchronization object. Processes can wait for a SystemVerilog event to be triggered either via the @ operator or by the use of the wait () construct to examine their triggered state. Events are triggered using the -> operator.

```
event_trigger ::=           //See "Timing Control Statements" on page 993
                  -> hierarchical_event_identifier ;
|                           hierarchical_event_identifier ;
```

Figure 14-1 Event trigger syntax (excerpt from “Formal Syntax” on page 965)

The syntax to declare named events is discussed in “Event Data Type” on page 78.

Triggering an Event

Named events are triggered via the -> operator.

Triggering an event unblocks all processes currently waiting on that event. When triggered, named events behave like a one shot, that is, the trigger state itself is not observable, only its effect. This is similar

to the way in which an edge can trigger a flip-flop, but the state of the edge cannot be ascertained, that is, `if (posedge clock)` is illegal.

Waiting for an Event

The basic mechanism to wait for an event to be triggered is via the event control operator, `@`.

```
@ hierarchical_event_identifier;
```

The `@` operator blocks the calling process until the given event is triggered.

For a trigger to unblock a process waiting on an event, the waiting process must execute the `@` statement before the triggering process executes the trigger operator, `->`. If the trigger executes first, then the waiting process remains blocked.

Persistent Trigger: Triggered Property

SystemVerilog can distinguish the event trigger itself, which is instantaneous, from the event's triggered state, which persists throughout the time step (that is, until simulation time advances). The `triggered` event property allows you to examine this state.

The `triggered` property is invoked using a method-like syntax:

```
hierarchical_event_identifier.triggered
```

The `triggered` event property evaluates to true if the given event has been triggered in the current time step and false otherwise. If `event_identifier` is `null`, then the `triggered` event property evaluates to false.

The triggered event property is most useful when used in the context of a **wait** construct:

```
wait ( hierarchical_event_identifier.triggered )
```

Using this mechanism, an event trigger shall unblock the waiting process whether the **wait** executes before or at the same simulation time as the trigger operation. The triggered event property, thus, helps eliminate a common race condition that occurs when both the trigger and the **wait** happen at the same time. A process that blocks waiting for an event might or might not unblock, depending on the execution order of the waiting and triggering processes. However, a process that waits on the triggered state always unblocks, regardless of the order of execution of the wait and trigger operations.

Example:

```
event done, blast ; // declare two new events
event done_too = done; // declare done_too as alias to done

task trigger( event ev );
    -> ev;
endtask

...

fork
    @ done_too ; // wait for done through done_too
    #1 trigger( done ); // trigger done through task trigger
join

fork
    -> blast;
    wait ( blast.triggered );
join
```

The first `fork` in the example shows how two event identifiers, `done` and `done_too`, refer to the same synchronization object and also how an event can be passed to a generic task that triggers the event. In the example, one process waits for the event via `done_too`, while the actual triggering is done via the `trigger` task that is passed `done` as an argument.

In the second `fork`, one process can trigger the event `blast` before the other process (if the processes in the `fork...join` execute in source order) has a chance to execute, and wait for the event. Nonetheless, the second process unblocks and the `fork` terminates. This is because the process waits for the event's triggered state, which remains in its triggered state for the duration of the time step.

Event Variables

An event is a unique data type with several important properties. Unlike Verilog, SystemVerilog events can be assigned to one another. When one event is assigned to another, the synchronization queue of the source event is shared by both the source and the destination event. In this sense, events act as full-fledged variables and not merely as labels.

Merging Events

When one event variable is assigned to another, the two become merged. Thus, executing `->` on either event variable affects processes waiting on either event variable.

For example:

```

event a, b, c;
a = b;
-> c;
-> a; // also triggers b
-> b; // also triggers a
a = c;
b = a;
-> a; // also triggers b and c
-> b; // also triggers a and c
-> c; // also triggers a and b

```

When events are merged, the assignment only affects the execution of subsequent event control or wait operations. If a process is blocked waiting for `event1` when another event is assigned to `event1`, the currently waiting process shall never unblock. For example:

```

fork
    T1: forever @ E2;
    T2: forever @ E1;
    T3: begin
        E2 = E1;
        forever -> E2;
    end
join

```

This example forks off three concurrent processes. Each process starts at the same time. Thus, at the same time that processes T1 and T2 are blocked, process T3 assigns event E1 to E2. As a result, process T1 shall never unblock because the event E2 is now E1. To unblock both threads T1 and T2, the merger of E2 and E1 must take place before the `fork`.

Reclaiming Events

When an event variable is assigned the special `null` value, the association between the event variable and the underlying synchronization queue is broken. When no event variable is associated with an underlying synchronization queue, the resources of the queue itself become available for reuse.

Triggering a `null` event shall have no effect. The outcome of waiting on a `null` event is undefined, and VCS issues a runtime warning.

For example:

```
event E1 = null;
@ E1; // undefined: might block forever or not at all
wait( E1.triggered ); // undefined
-> E1; // no effect
```

Events Comparison

Event variables can be compared against other event variables or the special value `null`. Only the following operators are allowed for comparing event variables:

- Equality (`==`) with another event or with `null`
- Inequality (`!=`) with another event or with `null`
- Case equality (`==`) with another event or with `null` (same semantics as `==`)
- Case inequality (`!=`) with another event or with `null` (same semantics as `!=`)
- Test for a boolean value that shall be 0 if the event is `null` and 1 otherwise

Example:

```
event E1, E2;
if ( E1 )           // same as if ( E1 != null )
    E1 = E2;
if ( E1 == E2 )
    $display( "E1 and E2 are the same event" );
```

15

Clocking Blocks

Note:

In Verilog, the communication between blocks is specified using module ports. SystemVerilog adds the interface, a key construct that encapsulates the communication between blocks, thereby enabling users to easily change the level of abstraction at which the intermodule communication is to be modeled.

An interface can specify the signals or nets through which a testbench communicates with a device under test (DUT). However, an interface does not explicitly specify any timing disciplines, synchronization requirements, or clocking paradigms.

SystemVerilog adds the `clocking` block that identifies clock signals and captures the timing and synchronization requirements of the blocks being modeled. A `clocking` block assembles signals that are synchronous to a particular clock and makes their timing explicit. The `clocking` block is a key element in a cycle-based

methodology, which enables users to write testbenches at a higher level of abstraction. Rather than focusing on signals and transitions in time, the test can be defined in terms of cycles and transactions. Depending on the environment, a testbench can contain one or more clocking blocks, each containing its own clock plus an arbitrary number of signals.

The `clocking` block separates the timing and synchronization details from the structural, functional, and procedural elements of a testbench. Thus, the timing for sampling and driving `clocking` block signals is implicit and relative to the `clocking` block's clock. This enables a set of key operations to be written very succinctly, without explicitly using clocks or specifying timing. These operations are as follows:

- Synchronous events
- Input sampling
- Synchronous drives

Clocking Block Declaration

The syntax for the `clocking` block is as follows:

```
clocking_declaration ::=           //See "Clocking Block" on page 997
    [ default ] clocking [ clocking_identifier ] clocking_event ;
                                { clocking_item }
    endclocking [ : clocking_identifier ]
clocking_event ::=               @ identifier
| @ ( event_expression )
clocking_item ::=               default default_skew ;
| clocking_direction list_of_clocking_decl_assign ;
```

```

|           { attribute_instance } concurrent_assertion_item_declaration
default_skew ::=

|           input clocking_skew
|           output clocking_skew
|           input clocking_skew output clocking_skew

clocking_direction ::=

|           input [ clocking_skew ]
|           output [ clocking_skew ]
|           input [ clocking_skew ] output [ clocking_skew ]
|           inout

list_of_clocking_decl_assign ::= clocking_decl_assign { , clocking_decl_assign }

clocking_decl_assign ::= signal_identifier [ = expression ]

clocking_skew ::=

|           edge_identifier [ delay_control ]
|           delay_control

edge_identifier ::= posedge | negedge          //See "Specify Path Delays" on page 1000
delay_control ::=                                //See "Timing Control Statements" on page 993
|           # delay_value
|           # ( mintypmax_expression )

```

Figure 15-1 Clocking block syntax (excerpt from “Formal Syntax” on page 965)

The *delay_control* must be either a time literal or a constant expression that evaluates to a positive integer value.

The *clocking_identifier* specifies the name of the *clocking block* being declared.

The *signal_identifier* identifies a signal in the scope enclosing the *clocking block* declaration and declares the name of a signal in the *clocking block*. Unless a *hierarchical_expression* is used, both the signal and the *clocking_item* names shall be the same.

The *clocking_event* designates a particular event to act as the clock for the *clocking block*. Typically, this expression is either the *posedge* or *negedge* of a clocking signal. The timing of all the other signals specified in a given *clocking block* is governed by the *clocking event*. All input or inout signals specified in the *clocking*

block are sampled when the corresponding clock event occurs. Likewise, all output or inout signals in the `clocking` block are driven when the corresponding clock event occurs. Bidirectional signals (inout) are sampled as well as driven. An output signal cannot be read, and an input signal cannot be driven.

The `clocking_skew` determines how many time units away from the clock event a signal is to be sampled or driven. Input skews are implicitly negative, that is, they always refer to a time before the clock, whereas output skews always refer to a time after the clock (see “[Input and Output Skews](#)” on page 453). When the clocking event specifies a simple edge, instead of a number, the skew can be specified as the specific edge of the signal. A single skew can be specified for the entire block by using a default clocking item.

```
clocking ck1 @(posedge clk);
    default input #1step output negedge; // legal
    // outputs driven on the negedge clk
    input ... ;
    output ... ;
endclocking

clocking ck2 @(clk); // no edge specified!
    default input #1step output negedge; // legal
    input ... ;
    output ... ;
endclocking
```

The `hierarchical_identifier` specifies that, instead of a local port, the signal to be associated with the `clocking` block is specified by its hierarchical name (cross-module reference).

Example:

```
clocking bus @(posedge clock1);
    default input #10ns output #2ns;
```

```

input data, ready, enable = top.mem1.enable;
output negedge ack;
input #1step addr;
endclocking

```

In the above example, the first line declares a `clocking` block called `bus` that is to be clocked on the positive edge of the signal `clock1`. The second line specifies that by default all signals in the `clocking` block shall use a 10ns input skew and a 2ns output skew. The next line adds three input signals to the `clocking` block: `data`, `ready`, and `enable`; the last signal refers to the hierarchical signal `top.mem1.enable`. The fourth line adds the signal `ack` to the `clocking` block and overrides the default output skew so that `ack` is driven on the negative edge of the clock. The last line adds the signal `addr` and overrides the default input skew so that `addr` is sampled one step before the positive edge of the clock.


Unless otherwise specified, the default `input` skew is `1step` and the default `output` skew is `0`. A step is a special time unit whose value is defined in [“Time Unit and Precision” on page 692](#). A `1step` input skew allows input signals to sample their steady-state values in the time step immediately before the clock event (i.e., in the preceding Postponed region). Unlike other time units, which represent physical units, a step cannot be used to set or modify either the precision or the time unit.

Input and Output Skews

Input (or inout) signals are sampled at the designated clock event. If an input skew is specified, then the signal is sampled at `skew` time units *before* the clock event. Similarly, output (or inout) signals are

driven skew simulation time units after the corresponding clock event. [Figure 15-2](#) shows the basic sample and drive timing for a positive edge clock.

Figure 15-2 Sample and drive times including skew with respect to the positive edge of the clock



A skew must be a constant expression and can be specified as a parameter. If the skew does not specify a time unit, the current time unit is used. If a number is used, the skew is interpreted using the timescale of the current scope.

```
clocking dram @ (clk);
    input #1ps address;
    input #5 output #6 data;
endclocking
```

An input skew of 1step indicates that the signal is to be sampled at the end of the previous time step. In other words, the value sampled is always the signal's last value immediately before the corresponding clock edge.

Note:

A `clocking` block does not eliminate potential races when an event control outside of a program block is sensitive to the same clock as the `clocking` block and a statement after the event

control attempts to read a member of the `clocking` block. The race is between reading the old sampled value and the new sampled value.

Inputs with explicit #0 skew shall be sampled at the same time as their corresponding clocking event, but to avoid races, they are sampled in the Observed region. Likewise, `clocking` block outputs with no skew (or explicit #0 skew) shall be driven at the same time as their specified clocking event, as nonblocking assignments (in the NBA region).

Skews are declarative constructs; thus, they are semantically very different from the syntactically similar procedural delay statement. In particular, an explicit #0 skew does not suspend any process, nor does it execute or sample values in the Inactive region.

Signals in Multiple Clocking Blocks

The same signals—clock, inputs, inout, or outputs—can appear in more than one `clocking` block. When `clocking` blocks use the same clock (or clocking expression), they shall share the same synchronization event, in the same manner as several latches can be controlled by the same clock. Input semantics is described in “[Input Sampling](#)” on page 463, and output semantics is described in “[Synchronous Drives](#)” on page 465.

Clocking Block Scope and Lifetime

A `clocking` block is both a declaration and an instance of that declaration. A separate instantiation step is not necessary. Instead, one copy is created for each instance of the block containing the

declaration (like an `always` block). Once declared, the clocking signals are available via the `clocking` block name and the dot (.) operator:

```
dom.sig // signal sig in clocking dom
```

Multiple `clocking` blocks cannot be nested. They cannot be declared inside functions, tasks, or packages or outside all declarations in a compilation unit. A `clocking` block can only be declared inside a module, interface, or program (see “[Program Block](#)” on page 471).

A `clocking` block has static lifetime and scope local to its enclosing module, interface, or program.

Multiple Clocking Blocks Example

In this example, a simple test program includes two `clocking` blocks. The `program` construct used in this example is discussed in “[Program Block](#)” on page 471.

```
program test (input phi1, input [15:0] data, output logic write, input phi2, inout [8:1] cmd, input enable);
    reg [8:1] cmd_reg;

    clocking cd1 @(posedge phi1);
        input data;
        output write;
        input state = top.cpu.state;
    endclocking

    clocking cd2 @(posedge phi2);
        input #2 output #4ps cmd;
        input enable;
```

```

endclocking

initial begin
    // program begins here
    ...
    // user can access cd1.data , cd2.cmd , etc...
end
assign cmd = enable ? cmd_reg: 'x;
endprogram

```

The test program can be instantiated and connected to a DUT (cpu and mem).

```

module top;
    logic phi1, phi2;
    wire [8:1] cmd;
    // cannot be logic (two bidirectional drivers)
    logic [15:0] data;
    test main( phi1, data, write, phi2, cmd, enable );
    cpu cpu1( phi1, data, write );
    mem mem1( phi2, cmd, enable );
endmodule

```

Interfaces and Clocking Blocks

A clocking encapsulates a set of signals that share a common clock; therefore, specifying a `clocking` block using a SystemVerilog interface can significantly reduce the amount of code needed to connect the testbench. Furthermore, because the signal directions in the `clocking` block within the testbench are with respect to the testbench and not the design under test, a `modport` declaration can appropriately describe either direction. A testbench program can be contained within a program, and its ports can be interfaces that correspond to the signals declared in each `clocking` block. The

interface's wires shall have the same direction as specified in the clocking block when viewed from the testbench side (i.e., modport test) and reversed when viewed from the DUT (i.e., modport dut).

For example, the previous example could be rewritten using interfaces as follows:

```
interface bus_A (input clk);
    logic [15:0] data;
    logic write;
    modport test (input data, output write);
    modport dut (output data, input write);
endinterface

interface bus_B (input clk);
    logic [8:1] cmd;
    logic enable;
    modport test (input enable);
    modport dut (output enable);
endinterface

program test( bus_A.test a, bus_B.test b );

    clocking cd1 @ (posedge a.clk);
        input a.data;
        output a.write;
        inout state = top.cpu.state;
    endclocking

    clocking cd2 @ (posedge b.clk);
        input #2 output #4ps b.cmd;
        input b.enable;
    endclocking

    initial begin
```

```

    // program begins here
    ...
    // user can access cd1.a.data , cd2.b.cmd , etc...
end
endprogram

```

The test module can be instantiated and connected as before:

```

module top;
  logic phi1, phi2;

  bus_A a(phi1);
  bus_B b(phi2);

  test main( a, b );
  cpu cpu1( a );
  mem mem1( b );
endmodule

```

Alternatively, in the program test above, the clocking block can be written using both interfaces and hierarchical expressions as follows:

```

clocking cd1 @(posedge a.clk);
  input data = a.data;
  output write = a.write;
  inout state = top.cpu.state;
endclocking

clocking cd2 @(posedge b.clk);
  input #2 output #4ps cmd = b.cmd;
  input enable = b.enable;
endclocking

```

This would allow using the shorter names (cd1.data, cd2.cmd, ...) instead of the longer interface syntax (cd1.a.data, cd2.b.cmd, ...).

Clocking Block Events

The clocking event of a clocking block is available directly by using the clocking block name, regardless of the actual clocking event used to declare the clocking block.

For example.

```
clocking dram @(posedge phi1);
    inout data;
    output negedge #1 address;
endclocking
```

The clocking event of the `dram` clocking block can be used to wait for that particular event:

```
@( dram );
```

The above statement is equivalent to `@(posedge phi1)`.

Cycle Delay:

The `##` operator can be used to delay execution by a specified number of clocking events or clock cycles.

The syntax for the cycle delay statement is as follows:

```
procedural_timing_control_statement ::=      //See "Timing Control Statements" on page 993
    procedural_timing_control_statement_or_null
procedural_timing_control ::=                  //See "Clocking Block" on page 997
    ...
    |          cycle_delay
cycle_delay ::=                                ...
    |          ## integral_number
    |          ## identifier
```

```
|      ##( expression )
```

Figure 15-3 Cycle delay syntax (excerpt from “Formal Syntax” on page 965)

The *expression* can be any SystemVerilog expression that evaluates to a positive integer value.

What constitutes a cycle is determined by the default clocking in effect (see “Default Clocking” on page 461). If no default clocking has been specified for the current module, interface, or program, then the compiler shall issue an error.

Example:

```
## 5; // wait 5 cycles (clocking events) using the
// default clocking

## (j + 1); // wait j+1 cycles (clocking events) using the
// default clocking
```

Default Clocking

One clocking can be specified as the default for all cycle delay operations within a given module, interface, or program.

The syntax for the default cycle specification statement is as follows:

```
module_or_generate_item_declaration ::=      //See "Module Items" on page 969
...
|
|      default clocking clocking_identifier ;
clocking_declaration ::=                  //See "Clocking Block" on page 997
|      [ default ] clocking [ clocking_identifier ] clocking_event ;
|          { clocking_item }
|      endclocking [ : clocking_identifier ]
```

Figure 15-4 Default clocking syntax (excerpt from “Formal Syntax” on page 965)

The *clocking_identifier* must be the name of a `clocking` block.

Only one default clocking can be specified in a program, module, or interface. Specifying a default clocking more than once in the same program or module shall result in a compiler error.

A default clocking is valid only within the scope containing the default clocking specification. This scope includes the module, interface, or program that contains the declaration as well as any nested modules or interfaces. It does not include instantiated modules or interfaces.

Example 1: Declaring a clocking as the default:

```
program test( input bit clk, input reg [15:0] data );
    default clocking bus @(posedge clk);
        inout data;
    endclocking

    initial begin
        ## 5;
        if ( bus.data == 10 )
            ## 1;
        else
            ...
    end
endprogram
```

Example 2: Assigning an existing clocking to be the default:

```
module processor ...
    clocking busA @(posedge clk1); ... endclocking
    clocking busB @(negedge clk2); ... endclocking
    module cpu( interface y );
        default clocking busA ;
```

```
initial begin
    ## 5; // use busA => (posedge clk1)
    ...
end
endmodule
endmodule
```

Input Sampling

All `clocking` block inputs (input or inout) are sampled at the corresponding clocking event. If the input skew is not an explicit #0, then the value sampled corresponds to the signal value at the Postponed region of the time step skew time units prior to the clocking event (see [Figure 15-2](#)). If the input skew is an explicit #0, then the value sampled corresponds to the signal value in the Observed region.

When a signal appears in an expression, it is replaced by the signal's sampled value, that is, the value that was sampled at the last sampling point.

When the same signal is an input to multiple `clocking` blocks, the semantics is straightforward; each `clocking` block samples the corresponding signal with its own clocking event.

Synchronous Events

Explicit synchronization is done via the event control operator, @, which allows a process to wait for a particular signal value change or a clocking event (see “[Clocking Block Events](#)” on page 460).

The syntax for the synchronization operator is given in “[Event Control](#)” on page 284.

The expression used with the event control can denote clocking block input (`input` or `inout`) or a slice thereof. Slices can include dynamic indices, which are evaluated once, when the @ expression executes.

These are some examples of synchronization statements:

- Wait for the next change of signal `ack_1` of clocking block `ram_bus`
`@(ram_bus.ack_1);`
- Wait for the next clocking event in clocking block `ram_bus`
`@(ram_bus);`
- Wait for the positive edge of the signal `ram_bus.enable`
`@(posedge ram_bus.enable);`
- Wait for the falling edge of the specified 1-bit slice `dom.sign[a]`
`@(negedge dom.sign[a]);`

Note:

The index `a` is evaluated at run time.

- Wait for either the next positive edge of `dom.sig1` or the next change of `dom.sig2`, whichever happens first
`@(posedge dom.sig1 or dom.sig2);`
- Wait for either the negative edge of `dom.sig1` or the positive edge of `dom.sig2`, whichever happens first
`@(negedge dom.sig1 or posedge dom.sig2);`

The values used by the synchronization event control are the synchronous values, that is, the values sampled at the corresponding clocking event.

Synchronous Drives

The `clocking` block outputs (`output` or `inout`) are used to drive values onto their corresponding signals, but at a specified time. In other words, the corresponding signal changes value at the indicated clocking event as modified by the output skew.

The syntax to specify a synchronous drive is similar to an assignment:

```
statement ::= [ block_identifier : ] { attribute_instance } statement_item //See "Statements" on page 992
statement_item ::= ...
|           clocking_drive ;
clocking_drive ::= //See "Clocking Block" on page 997
|           clockvar_expression <= [ cycle_delay ] expression
|           cycle_delay clockvar_expression <= expression
cycle_delay ::= ## expression
clockvar ::= hierarchical_identifier
clockvar_expression ::= clockvar select
```

Figure 15-5 Synchronous drive syntax (excerpt from “Formal Syntax” on page 965)

The `clockvar_expression` is either a bit-select, slice, or the entire `clocking` block output whose corresponding signal is to be driven (concatenation is not allowed):

```
dom.sig      // entire clockvar
dom.sig[2]    // bit-select
dom.sig[8:2]  // slice
```

The *expression* (in the *clocking_drive* production) can be any valid expression that is assignment compatible with the type of the corresponding signal.

The *event_count* refers to the *expression* after the ## in the *cycle_delay* production and is an integral *expression* that optionally specifies the number of clocking events (i.e., cycles) that must pass before the statement executes. Specifying a nonzero *event_count* blocks the current process until the specified number of clocking events has elapsed; otherwise, the statement executes at the current time. The *event_count* uses syntax similar to the cycle delay operator (see “[Cycle Delay: ## on page 460](#)”); however, the synchronous drive uses the *clocking* block of the signal being driven and not the default clocking.

The second form of the synchronous drive uses the intra-assignment syntax. An intra-assignment *event_count* specification also delays execution of the assignment. In this case, the process does not block, and the right-hand expression is evaluated when the statement executes.

Examples:

```
bus.data[3:0] <= 4'h5; // drive data in the NBA region of
// the current cycle

##1 bus.data <= 8'hz; // wait 1 (bus) cycle and then drive data

##2; bus.data <= 2; // wait 2 default clocking cycles, then
// drive data

bus.data <= ##2 r; // remember the value of r and then drive
// data 2 (bus) cycles later
```

Regardless of when the drive statement executes (due to event_count delays), the driven value is assigned to the corresponding signal only at the time specified by the output skew.

Drives and Nonblocking Assignments

Synchronous signal drives are processed as nonblocking assignments.

A key feature of inout clocking block variables and synchronous drives is that a drive does not change the clocking block input. This is because reading the input always yields the last sampled value, and not the driven value.

Clocking Blocks

468

16

Program Block

The `module` is the basic building block in Verilog. Modules can contain hierarchies of other modules, nets, variables, tasks and function declarations, and procedural statements within `always` and `initial` blocks. This construct works extremely well for the description of hardware. However, for the testbench, the emphasis is not in the hardware-level details such as wires, structural hierarchy, and interconnects, but in modeling the complete environment in which a design is verified. The environment must be properly initialized and synchronized, avoiding races between the design and the testbench, automating the generation of input stimuli, and reusing existing models and other infrastructure.

The program block serves three basic purposes:

- It provides an entry point to the execution of testbenches.
- It creates a scope that encapsulates programwide data, tasks, and functions.

- It provides a syntactic context that specifies scheduling in the Reactive region.

The `program` construct serves as a clear separator between design and testbench, and, more importantly, it specifies specialized execution semantics in the Reactive region for all elements declared within the program. Together with `clocking` blocks, the `program` construct provides for race-free interaction between the design and the testbench and enables cycle- and transaction-level abstractions.

The abstraction and modeling constructs of SystemVerilog simplify the creation and maintenance of testbenches. The ability to instantiate and individually connect each program instance enables their use as generalized models.

The Program Construct

A typical program contains type and data declarations, subroutines, connections to the design, and one or more procedural code streams. The connection between design and testbench uses the same interconnect mechanism as used by SystemVerilog to specify port connections, including interfaces. The syntax for the `program` block is as follows:

```

program_nonansi_header ::= //See "SystemVerilog Source Text" on page 966
    { attribute_instance } program [ lifetime ] program_identifier
        [ parameter_port_list ] list_of_ports ;
program_ansi_header ::= { attribute_instance } program [ lifetime ] program_identifier
        [ parameter_port_list ] [ list_of_port_declarations ] ;
program_declaration ::= program_nonansi_header [ timeunits_declaration ] { program_item }
    endprogram [ : program_identifier ]
| program_ansi_header [ timeunits_declaration ] { non_port_program_item }
    endprogram [ : program_identifier ]

```

```

| { attribute_instance } program program_identifier (.*);
| [ timeunits_declaration ] { program_item }
| endprogram [ : program_identifier ]
| extern program_nonansi_header
| extern program_ansi_header
program_item ::= //See "Program Items" on page 971
| port_declaration ;
| non_port_program_item
non_port_program_item ::= 
| { attribute_instance } continuous_assign
| { attribute_instance } module_or_generate_item_declaration
| { attribute_instance } initial_construct
| { attribute_instance } final_construct
| { attribute_instance } concurrent_assertion_item
| { attribute_instance } timeunits_declaration
| program_generate_item
program_generate_item ::= 
| loop_generate_construct
| conditional_generate_construct
| generate_region
lifetime ::= static | automatic //See "Type Declarations" on page 975

```

Figure 16-1 Program Declaration Syntax (excerpt from “Formal Syntax” on page 965)

For example:

```

program automatic test ( input clk, input [16:1] addr,
inout [7:0] data);
    initial ...
endprogram

```

or

```

program automatic test ( interface device_ifc );
    initial ...
endprogram

```

A more complete example is included in “[Multiple Clocking Blocks Example](#)” on page [456](#) and “[Interfaces and Clocking Blocks](#)” on page [457](#).

The `program` construct can be considered a leaf module with special execution semantics. Once declared, a `program` block can be instantiated in the required hierarchical location (typically at the top level), and its ports can be connected in the same manner as any other module.

A `program` block can contain one or more `initial` or `final` blocks. It cannot contain `always` blocks. A `program` block also cannot contain instances of UDPs, gates, modules, interfaces, or programs.

Type and data declarations within the `program` are local to the `program` scope and have static lifetime. Variables declared within the scope of a `program` are called *program variables*. Program variables can only be assigned using blocking assignments. Nonprogram variables can only be assigned using nonblocking assignments. Using nonblocking assignments with program variables or blocking assignments with design (nonprogram) variables shall be an error. References to program variables from outside any `program` block shall be an error.

Eliminating Testbench Races

There are two major sources of nondeterminism in Verilog. The first one is that active events are processed in an arbitrary order. The second one is that statements without time control constructs in behavioral blocks do not execute as one event. However, from the testbench perspective, these effects are all unimportant details. The

primary task of a testbench is to generate valid input stimulus for the design under test and to verify that the device operates correctly. Furthermore, testbenches that use cycle abstractions are only concerned with the stable or steady state of the system for both checking the current outputs and for computing stimuli for the next cycle. Formal tools also work in this fashion.

Because the program schedules events in the Reactive region set, the `clocking` block construct is very useful to automatically sample the steady-state values of previous time steps or clock cycles. Programs that read design values exclusively through `clocking` blocks with clocks that are design signals are insensitive to read-write races. It is important to understand that simply sampling input signals (or setting nonzero skews on `clocking` block inputs) does not eliminate the potential for races. Proper input sampling only addresses a single `clocking` block. With multiple clocks, the arbitrary order in which overlapping or simultaneous clocks are processed is still a potential source for races. The `program` construct addresses this issue by scheduling its execution in the region, after all design events have been processed, including clocks driven by nonblocking assignments.

Blocking Tasks in Cycle/Event Mode

Calling program tasks or functions from within design modules is illegal and results in an error. This is because the design must not be aware of the testbench. Programs are allowed to call tasks or functions in other programs or within design modules. Functions within design modules can be called from a program and require no special handling. When a task within a design module is called from

a program, it shall use the Reactive region set for its scheduling activities. See “[Scheduling Semantics of Code in Program Constructs](#)” on page 475.

e been updated by nonblocking assignments.

```
module ...
  task T;
    S1: a = b; // executes in reactive region set if
              // called from a program
    #5;
    S2: b <= 1'b1; // executes in Reactive region set
                  // if called from a program
  endtask
endmodule
```

If task T, above, is called from within a module, then the statement S1 can execute immediately when the Active region is processed, before variable b is updated by the nonblocking assignment. If the same task is called from within a program, then the statement S1 executes when the Reactive region is processed, Statement S2 shall also execute in the Reactive region, and variable b's update shall be scheduled in the Re-NBA region.

Program Control Tasks

You can use the normal simulation control tasks, \$stop and \$finish, in a program block.

In addition to the normal simulation control tasks (\$stop and \$finish), a program can use the \$exit control task.

\$exit()

Each program can be explicitly exited by calling the \$exit system task. When all programs exit (implicitly or explicitly), the simulation finishes and an implicit call to \$finish is made.

The syntax for the \$exit system task is as follows:

```
task $exit();
```

When all **initial** blocks in a program finish (that is, they execute their last statement), the program implicitly calls \$exit. Calling \$exit causes all processes spawned by the current program to be terminated.

Program Block

478

17

Assertions

Introduction

Note:

- Code examples of assertions are in \$VCS_HOME/doc/examples/assertion/systemverilog.
- SystemVerilog adds features to specify assertions of a system. An assertion specifies a behavior of the system. Assertions are primarily used to validate the behavior of a design. In addition, assertions can be used to provide functional coverage and generate input stimulus for validation.

There are two basic kinds of assertions: concurrent and immediate.

- Immediate assertions use simulation event semantics and are executed like statements in a procedural block. They are intended primarily for use in simulation.
- Concurrent assertions are based on clock semantics and use sampled values of variables. They are intended for use in simulation and with formal tools. One of the goals of SystemVerilog assertions is to provide a common semantic meaning for assertions so that they can be used to drive various design and verification tools. Many formal verification tools evaluate circuit descriptions using cycle-based semantics, which typically relies on a clock to drive the evaluation of the circuit. Any timing or event behavior between clock edges is abstracted away. Concurrent assertions incorporate these clock semantics. While this approach generally simplifies the evaluation of a circuit description, there are a number of scenarios under which this cycle-based evaluation generates behavior that is different than the standard event-based evaluation of SystemVerilog.

This clause describes both types of assertions.

Immediate Assertions

An immediate assertion is a test of an expression performed when that statement is executed in procedural code. Immediate assertion expressions are nontemporal. VCS interprets immediate assertions just like expressions in the condition of a procedural `if` statement. In other words, if the expression evaluates to X, Z, or 0, then it is interpreted as being false, and the assertion is said to fail. Otherwise, the expression is interpreted as being true, and the assertion is said to pass.

The immediate assert statement is a *statement_item* that you can use anywhere procedural statements are used.

```
procedural_assertion_statement ::=           //See "Assertion Statements" on page 874
...                                           ...
| immediate_assert_statement
immediate_assert_statement ::=               assert( expression ) action_block
action_block ::=                         //See "Parallel and Sequential Blocks" on page 870
statement_or_null
| [ statement ] else statement
```

Figure 17-1 Immediate assertion syntax (excerpt from “Formal Syntax” on page 843)

The *action_block* specifies the actions taken upon success or failure of the assertion. The statement associated with the success of the assert statement is the first statement. It is called the *pass statement* and is executed if the expression evaluates to true. For example, you can use the pass statement to record the number of successes for a coverage log, or you can omit the pass statement altogether. When you omit the pass statement, no user-specified action is taken when the assert expression is true. The statement associated with else is called a fail statement and is executed if the expression evaluates to false. The else statement can also be omitted. VCS executes the action block immediately after evaluation of the assert expression.

The optional statement label (identifier and colon) creates a named block around the assertion statement (or any other SystemVerilog statement). You can display the statement label using the %m format specification. For example:

```
assert_foo : assert(foo)
$display("%m passed");
else $display("%m failed");
```

Note:

The assertion control system tasks are described in [“Assertion Control System Tasks” on page 779](#).

Because an assertion is a statement that something must be true, assertion failure has a severity associated with it. The default severity of an assertion failure is error. You can specify other severity levels for assertion failures by including one of the following system tasks in the fail statement:

- `$fatal` is a runtime fatal.
- `$error` is a runtime error.
- `$warning` is a runtime warning.
- `$info` indicates that the assertion failure carries no specific severity.

For information on the syntax for these system tasks, see [“Assertion Severity System Tasks” on page 669](#).

If an assertion fails and no `else` clause is specified, VCS calls `$error`, unless a command-line option is enabled to suppress the failure.

All of these severity system tasks print a message indicating the severity of the failure and:

- The file name and line number of the assertion statement.
- The hierarchical name of the assertion, if it is labeled, or the scope of the assertion if it is not labeled.

These tasks also include the simulation runtime when the severity system task is called.

Each system task can also include additional user-specified information using the same format as the Verilog \$display.

If you specify more than one of these system tasks in the else clause, each system task is executed as specified.

If the severity system task is not executed when the assertion fails, you can record and display the assertion failure time programmatically. For example:

```
time t;

always @(posedge clk)
    if (state == REQ)
        assert (req1 || req2);
    else begin
        t = $time;
        #5 $error("assert failed at time %0t",t);
    end
```

If the assertion fails at time 10, the error message prints at time 15, but the user-defined string printed is “assert failed at time 10”.

Note:

You can control the display of warning and information messages using VCS command-line options.

Because the fail statement, like the pass statement, is any legal SystemVerilog procedural statement, you can also use it to signal a failure to another part of the testbench. For example:

```
assert (myfunc(a,b)) count1 = count + 1;
else -> event1;
assert (y == 0)
else flag = 1;
```

Concurrent Assertions Overview

Concurrent assertions describe design behavior that spans over time. Unlike immediate assertions, a concurrent assertion is evaluated only at a clock tick. Variables used in an evaluation are the sampled values from that clock cycle. This way, you get predictable results, regardless of the simulator's internal evaluating and ordering mechanisms. This execution model also corresponds to the synthesis model of hardware interpretation from a register transfer language (RTL) description.


VCS samples the values of variables used in assertions in the Preponed region of a time slot, and evaluates the assertions during the Observe region. If a variable used in an assertion is a clocking block input variable, the variable must be sampled by the clocking block with `#1step` sampling. Any other type of sampling for the clocking block variable results in an error. The assertion using the clocking block variable does not do its own sampling on the variable, but rather uses the sampled value produced by the clocking block. For more information, see “[Scheduling Semantics](#)” on page 219.

The timing model employed in a concurrent assertion specification is based on clock ticks and uses a generalized notion of clock cycles. You explicitly specify the clock definition, which can vary from one expression to another.

A clock tick is an atomic moment in time and it ticks only once at any simulation time. VCS use the sampled values for that simulation time to evaluate concurrent assertions. In an assertion, the sampled value is the only valid value of a variable at a clock tick. [Figure 17-2](#) shows the values of a variable as the clock progresses. The value of signal `req` is low at clock ticks 1 and 2. At clock tick 3, the value is sampled as high and remains high until clock tick 6. The sampled

value of variable `req` at clock tick 6 is low and remains low up to and including clock tick 9. Notice that the simulation value transitions to high at clock tick 9. However, the sampled value at clock tick 9 is low.

Figure 17-2 Sampling a variable on simulation ticks



An expression used in an assertion is always tied to a clock definition. VCS uses the sampled values to evaluate value change expressions or Boolean subexpressions required to determine a match of a sequence.

For concurrent assertions, the following statements apply:

- Make sure the defined clock behavior is glitch free. Otherwise, wrong values can be sampled.
- If a variable that appears in the clock expression also appears in an expression with an assertion, the values of the two usages of the variable can be different. VCS uses the current value of the variable in the clock expression and the sampled value of the variable within the assertion.

The clock expression that controls evaluation of a sequence can be more complex than just a single signal name. You can use expressions such as `(clk && gating_signal)` and `(clk iff gating_signal)` to represent a gated clock. Other, more complex, expressions are also possible. However, to ensure proper system

behavior and conform closely to true cycle-based semantics, the signals in a clock expression must be glitch-free and should only transition once at any simulation time.

Here is an example of a concurrent assertion:

```
base_rule1: assert property (cont_prop(rst,in1,in2))  
$display("%m, passing");  
else $display("%m, failed");
```

The keyword `property` distinguishes a concurrent assertion from an immediate assertion. The syntax of concurrent assertions is explained in the section “Concurrent Assertions.” For more information, see [“Concurrent Assertions” on page 579](#).

Boolean Expressions

When used with assertions, the outcome of the evaluation of an expression is Boolean. VCS interprets the expression the same way it interprets an expression in the condition of a procedural `if` statement. In other words, if the expression evaluates to X, Z, or 0, VCS interprets it as being false. Otherwise, it is true.

There are certain restrictions on the expressions that can appear in concurrent assertions. The restrictions on operand types, variables, and operators are specified in [“Operand Types” on page 492](#), [“Variables” on page 493](#), and [“Operators” on page 493](#).

Expressions can include function calls, but VCS imposes certain semantic restrictions:

- Functions that appear in expressions cannot contain output or `ref` arguments (`const ref` are allowed).

- Functions should be automatic (or preserve no state information) and have no side effects.

There are two places where Boolean expressions occur in concurrent properties:

- In the sequences used to build properties
- In the top-level *disable iff* clause (see “[Declaring Properties](#)” on page 542)

VCS evaluates the expressions used in defining sequences over the sampled values of all variables (other than local variables as described in “[Manipulating Data in a Sequence](#)” on page 532) and the current values of local variables and the sequence Boolean methods ended and matched (see “[Sequence Methods](#)” on page 576). VCS evaluates the expression in the *disable iff* clause using the current values of variables (not sampled) and can contain the sequence Boolean method triggered. It must not contain any reference to local variables or the sequence methods *ended* and *matched*. If a sampled value function (see “[Sampled Value Functions](#)” on page 510) is used in the expression, the sampling clock must be explicitly specified in the actual argument list. For example:

```
assert property ( @(posedge clk)
    disable iff (a && $rose(b, @(posedge clk)))
    trigger |=> test_expr );
```

In the previous example, the *disable iff* expression preempts the evaluation of the assertion in a time step where a is 1 and the sampled value function returns a 1 as determined by the rules of evaluation for use outside sequences (see “[Sampled Value Functions](#)” on page 510).

Operand Types

The following operand types are not allowed with assertions:

- Noninteger types (`real`, and `realtime`)
- event

You can use packed or unpacked fixed-size arrays as a whole or as part-selects or indexed bit-selects. The indices can be constants, parameters, or variables.

The following example shows some possible forms of comparison of members of structures and packed unions:

```
typedef int Array [4];
typedef struct {int a, b, c, d} record;
union packed{ record r; Array a; } p, q;
```

Note:

Unpacked unions are not supported.

The following comparisons are legal in expressions:

`p.a == q.a`

and

`p.r == q.r`

The following example further illustrates the use of arrays in expressions:

```
logic [7:0] arrayA [16], arrayB[16];
```

The following comparisons are legal:

```
arrayA == arrayB
arrayA != arrayB
```

```
arrayA[i] >= arrayB[j]
arrayB[i] [j+:2] == arrayA[k] [m-:2]
(arrayA[i] & (~arrayB[j])) == 0
```

Variables

Variables in expressions must be static design variables, function calls returning values of types described in “[Operand Types](#)” on page [492](#), or local variables. You can also access static variables declared in programs or interfaces. If a reference is to a static variable declared in a task, VCS samples that variable like any other variable, independent of calls to the task.

Operators

All operators that are valid for the types described in “[Operand Types](#)” on page [492](#) are allowed in expressions that appear in assertions, with the exception of assignment operators and increment and decrement operators. SystemVerilog includes the C assignment operators, such as `+=`, and the C increment and decrement operators: `++` and `--`. You cannot use these operators in expressions that appear in assertions. This restriction prevents side effects.

Sequences

The syntax for sequence expressions is as follows.

```
sequence_expr ::= //See "Assertion Declarations" on page 860
    cycle_delay_range sequence_expr { cycle_delay_range sequence_expr }
  | sequence_expr cycle_delay_range sequence_expr { cycle_delay_range sequence_expr }
  | expression_or_dist [ boolean_abbrev ]
  | ( expression_or_dist {, sequence_match_item } ) [ boolean_abbrev ]
  | sequence_instance [ sequence_abbrev ]
```

```

| ( sequence_expr {, sequence_match_item } ) [ sequence_abbrev ]
| sequence_expr and sequence_expr
| sequence_expr intersect sequence_expr
| sequence_expr or sequence_expr
| first_match ( sequence_expr {, sequence_match_item } )
| expression_or_dist throughout sequence_expr
| sequence_expr within sequence_expr
| clocking_event sequence_expr

cycle_delay_range ::=

    ## integral_number
    | ## identifier
    | ## ( constant_expression )
    | ## [ cycle_delay_const_range_expression ]

sequence_match_item ::=

    operator_assignment
    | inc_or_dec_expression
    | subroutine_call

sequence_instance ::=

    ps_sequence_identifier [ ( [ list_of_arguments ] ) ]

actual_arg_expr ::=

    event_expression
    | $

boolean_abbrev ::=

    consecutive_repetition
    | non_consecutive_repetition
    | goto_repetition

sequence_abbrev ::= consecutive_repetition

consecutive_repetition ::= [* const_or_range_expression ]

non_consecutive_repetition ::= [= const_or_range_expression ]

goto_repetition ::= [-> const_or_range_expression ]

const_or_range_expression ::=

    constant_expression
    | cycle_delay_const_range_expression

cycle_delay_const_range_expression ::=

    constant_expression : constant_expression
    | constant_expression : $

expression_or_dist ::= expression [ dist { dist_list } ]

```

Figure 17-3 Sequence syntax (excerpt from “Formal Syntax” on page 843)

Properties are often constructed out of sequential behaviors. The **sequence** feature gives you a way to build and manipulate sequential behaviors. The simplest sequential behaviors are linear.

A linear sequence is a finite list of SystemVerilog Boolean expressions in a linear order of increasing time. The linear sequence is said to match along a finite interval of consecutive clock ticks provided the first Boolean expression evaluates to true at the first clock tick, the second Boolean expression evaluates to true at the second clock tick, and so forth, up to and including the last Boolean expression evaluating to true at the last clock tick. A single Boolean expression is an example of a simple linear sequence, and it matches at a single clock tick provided the Boolean expression evaluates to true at that clock tick.

You can describe more complex sequential behaviors using SystemVerilog sequences. A sequence is a regular expression over the SystemVerilog Boolean expressions that concisely specifies a set of zero, finitely many, or infinitely many linear sequences. If at least one of the linear sequences from this set matches along a finite interval of consecutive clock ticks, then the **sequence** is said to match along that interval.

A property may involve checking one or more sequential behaviors beginning at various times. An attempted evaluation of a sequence is a search for a match of the sequence beginning at a particular clock tick. To determine whether such a match exists, VCS evaluates appropriate Boolean expressions, beginning at the particular clock tick and continuing at each successive clock tick until either a match is found or it is deduced that no match can exist.

Sequences can be composed by concatenation, analogous to a concatenation of lists. The concatenation specifies a delay, using `#`, from the end of the first sequence until the beginning of the second sequence.

Following is the syntax for sequence concatenation.

```

sequence_expr ::= //See "Assertion Declarations" on page 860
    cycle_delay_range sequence_expr { cycle_delay_range sequence_expr }
    | sequence_expr cycle_delay_range sequence_expr { cycle_delay_range sequence_expr }
...
cycle_delay_range ::= ## integral_number
| ## identifier
| ## ( constant_expression )
| ## [ cycle_delay_const_range_expression ]
cycle_delay_const_range_expression ::= constant_expression : constant_expression
| constant_expression : $

```

Figure 17-4 Sequence concatenation syntax (excerpt from “Formal Syntax” on page 843)

In this syntax, the following statements apply:

- *constant_expression* is computed at compile time and must result in an integer value.
- *constant_expression* can only be 0 or greater.
- You use the \$ token to indicate the end of simulation. For formal verification tools, \$ is used to indicate a finite, but unbounded, range.
- When a range is specified with two expressions, the second expression must be greater than or equal to the first expression.

The context in which a sequence occurs determines when the sequence is evaluated. VCS checks the first expression in a sequence at the first occurrence of the clock tick at or after the expression that triggered evaluation of the sequence. VCS then checks each successive element (if any) in the sequence at the next occurrence of the clock.

A ## followed by a number or range specifies the delay from the current clock tick to the beginning of the sequence that follows. The delay ##1 indicates that the beginning of the sequence that follows is one clock tick later than the current clock tick. The delay ##0 indicates that the beginning of the sequence that follows is at the same clock tick as the current clock tick.

When used as a concatenation between two sequences, the delay is from the end of the first sequence to the beginning of the second sequence. The delay ##1 indicates that the beginning of the second sequence is one clock tick later than the end of the first sequence. The delay ##0 indicates that the beginning of the second sequence is at the same clock tick as the end of the first sequence.

The following are examples of delay expressions. 'true is a Boolean expression that always evaluates to true and is used for visual clarity. It can be defined as follows:

```
'define true 1

##0 a // means a
##1 a // means 'true ##1 a
##2 a // means 'true ##1 'true ##1 a
##[0:3]a // means (a) or ('true ##1 a) or ('true ##1 'true
##1 a) or ('true ##1 'true ##1 'true ##1 a) a ##2 b
// means a ##1 'true ##1 b
```

The sequence:


```
req ##1 gnt ##1 !req
```

specifies that req must be true on the current clock tick, gnt must be true on the next clock tick, and req must be false on the next clock tick after that. The ##1 operator specifies one clock tick separation. You can specify a delay of more than one clock tick as follows:

```
req ##2 gnt
```

This specifies that `req` must be true on the current clock tick, and `gnt` must be true on the second subsequent clock tick, as shown in [Figure 17-5](#).

Figure 17-5 Concatenation of sequences



The following specifies that signal `b` must be true on the N th clock tick after signal `a`:

```
a ##N b      // check b on the Nth sample
```

To specify a concatenation of overlapped sequences, where the end point of one sequence coincides with the start of the next sequence, use a value of 0, as follows:

```
a ##1 b ##1 c // first sequence seq1
d ##1 e ##1 f // second sequence seq2
(a ##1 b ##1 c) ##0 (d ##1 e ##1 f) // overlapped concatenation
```

In the above example, `c` must be true at the end of `seq1`, and `d` must be true at the start of `seq2`. When concatenated with a 0 clock tick delay, `c` and `d` must be true at the same time, resulting in a concatenated sequence equivalent to the following:

```
a ##1 b ##1 c&&d ##1 e ##1 f
```

You cannot use any other form of overlapping between sequences using a concatenation operation.

In cases where the delay can be any value in a range, you can specify a time window as follows:

```
req ##[4:32] gnt
```

In the above case, signal `req` must be true at the current clock tick, and signal `gnt` must be true at some clock tick between the 4th and the 32nd clock tick after the current clock tick.

You can extend the time window to a finite, but unbounded, range by using `$` as shown in the following example.

```
req ##[4:$] gnt
```

You can unconditionally extend a sequence by concatenation with `'true`.

```
a ##1 b ##1 c ##3 'true
```

Here, after satisfying signal `c`, the sequence length is extended by three clock ticks. Such adjustments in the length of sequences can be required when you construct complex sequences by combining simpler sequences.

Declaring Sequences

You can declare a sequence in:

- A module
- An interface
- A program

- A `clocking block`
- A package
- A compilation-unit scope

The syntax for declaring sequences is as follows:

```

concurrent_assertion_item_declaration ::=           // See "Assertion Declarations" on page 860
...
| sequence_declaration
sequence_declaration ::= 
  sequence sequence_identifier [ ( [ tf_port_list ] ) ];
  { assertion_variable_declaration }
  sequence_expr ;
  endsequence [ : sequence_identifier ]
sequence_instance ::= 
  ps_sequence_identifier [ ( [ list_of_arguments ] ) ]
actual_arg_expr ::= 
  event_expression
  | $
assertion_variable_declaration ::= 
  var_data_type list_of_variable_identifiers ;

```

Figure 17-6 Declaring sequence syntax (excerpt from “Formal Syntax” on page 843)

The `clocking_event` specifies the clock for the sequence.

You declare a sequence with optional formal arguments. When you instantiate a sequence, you can pass actual arguments to the sequence. VCS expands the sequence with the actual arguments by replacing the formal arguments with the actual arguments.

An actual argument can replace any of the following:

- Identifier
- Expression

- Event control expression
- Upper delay range or repetition range if the actual argument is \$

VCS resolves variables used in a sequence that are not formal arguments to the sequence according to the scoping rules from the scope where the sequence is declared.

```
sequence s1;
  @(posedge clk) a ##1 b ##1 c;
endsequence
sequence s2;
  @(posedge clk) d ##1 e ##1 f;
endsequence
sequence s3;
  @(negedge clk) g ##1 h ##1 i;
endsequence
```

In this example, VCS evaluates sequences `s1` and `s2` on successive posedge events of `clk`. Sequence `s3` is evaluated on successive negedge events of `clk`.

Another example of sequence declaration, which includes arguments, is shown below:

```
sequence s20_1(data,en);
  (!frame && (data==data_bus)) ##1 (c_be[0:3] == en);
endsequence
```

Sequence `s20_1` does not specify a clock. In this case, a clock is inherited from some external source, such as a property or an assert statement. You can refer to a sequence by its name using a hierarchical name consistent with the SystemVerilog naming conventions. You can also reference a sequence in a sequence, a property, a concurrent assert, an assume or a cover statement.

To use a named sequence as a subsequence of another sequence, simply reference its name. VCS evaluates a sequence that references a named sequence in the same way as if the named sequence was contained as a lexical part of the referencing sequence, with the formal arguments of the named sequence replaced by the actual ones and the remaining variables in the named sequence resolved according to the scope of the declaration of the named sequence. An example is shown below:

```
sequence s;  
    a ##1 b ##1 c;  
endsequence  
sequence rule;  
    @(posedge sysclk)  
        trans ##1 start_trans ##1 s ##1 end_trans;  
endsequence
```

Sequence rule in the preceding example is equivalent to the following:

```
sequence rule;  
    @(posedge sysclk)  
        trans ##1 start_trans ##1 a ##1 b ##1 c ##1 end_trans ;  
endsequence
```

Any form of syntactic cyclic dependency of the sequence names is disallowed. The example below illustrates an illegal dependency of s1 on s2 and s2 on s1 because it creates a cyclic dependency.

```
sequence s1;  
    @(posedge sysclk) (x ##1 s2);  
endsequence  
sequence s2;  
    @(posedge sysclk) (y ##1 s1);  
endsequence
```

Typed Formal Arguments in Sequence Declarations

You can optionally type formal arguments of sequences. To declare a type for a formal argument of a sequence, prefix the argument with a type. A formal argument that is not prefixed by a type is untyped.

You cannot export values of local variables through typed formal arguments.

The supported data types for sequence formal arguments are the types that are allowed for operands in assertion expressions (see “[Operand Types](#)” on page 492). The assignment rules for assigning actual argument expressions to formal arguments, at the time of sequence instantiation, are the same as the general rules for assigning a typed variable with a typed expression (see “[Data Types](#)” on page 59).

For example, two equivalent ways of passing arguments are shown below. The first example has untyped arguments, and the second has typed arguments:

```
sequence rule6_with_no_type(x, y);
    ##1 x ##[2:10] y;
endsequence
sequence rule6_with_type(bit x, bit y);
    ##1 x ##[2:10] y;
endsequence
```

Another example, in which a local variable is used to sample a formal argument, shows how to get the effect of pass by value. Pass by value is not currently supported as a mode of argument passing.

```
sequence foo(bit a, bit b);
    bit loc_a;
    (1'b1, loc_a = a) ##0
    (t == loc_a) [*0:$] ##1 b;
endsequence
```

Sequence Operations

Operator Precedence

[Table 17-1](#) shows expression operator precedence and associativity, with the highest precedence listed first.

Table 17-1 Expression operator precedence and associativity

SystemVerilog Expression Operators	Associativity
[*] [=] [->]	—
##	Left
throughout	Right
within	Left
intersect	Left
and	Left
or	Left

Repetition in Sequences

Following is the syntax for sequence repetition.

```
sequence_expr ::=           //See "Assertion Declarations" on page 860
...
| expression_or_dist [ boolean_abbrev ]
| ( expression_or_dist {, sequence_match_item } ) [ boolean_abbrev ]
| sequence_instance [ sequence_abbrev ]
| ( sequence_expr {, sequence_match_item } ) [ sequence_abbrev ]
...
boolean_abbrev ::=           consecutive_repetition
                           | non_consecutive_repetition
                           | goto_repetition
sequence_abbrev ::= consecutive_repetition
consecutive_repetition ::= [* const_or_range_expression ]
```

```

non_consecutive_repetition ::= [= const_or_range_expression ]
goto_repetition ::= [-> const_or_range_expression ]
const_or_range_expression ::= 
    constant_expression
    | cycle_delay_const_range_expression
cycle_delay_const_range_expression ::= 
    constant_expression : constant_expression
    | constant_expression : $

```

Figure 17-7 Sequence repetition syntax (excerpt from “Formal Syntax” on page 843)

You can specify the number of iterations of a repetition either by exact count or by requiring the number to fall within a finite range. If specified by exact count, then the number of iterations is defined by a non-negative integer constant expression. If required to fall within a finite range, then the minimum number of iterations is defined by a non-negative integer constant expression. You define the maximum number of iterations either by a non-negative integer constant expression or \$, which indicates a finite, but unbounded, maximum.

If both the minimum and maximum numbers of iterations are defined by non-negative integer constant expressions, then the minimum number must be less than or equal to the maximum number.

Three kinds of repetition are provided:

- *Consecutive repetition* ([*): Consecutive repetition specifies finitely many iterative matches of the operand sequence, with a delay of one clock tick from the end of one match to the beginning of the next. The overall repetition sequence matches at the end of the last iterative match of the operand.

- *Goto repetition* ([->]): Goto repetition specifies finitely many iterative matches of the operand Boolean expression, with a delay of one or more clock ticks from one match of the operand to the next successive match and no match of the operand strictly in between. The overall repetition sequence matches at the last iterative match of the operand.
- *Nonconsecutive repetition* ([=]): Nonconsecutive repetition specifies finitely many iterative matches of the operand Boolean expression, with a delay of one or more clock ticks from one match of the operand to the next successive match and no match of the operand strictly in between. The overall repetition sequence matches at or after the last iterative match of the operand, but before any later match of the operand.

You can achieve the effect of consecutive repetition of a subsequence within a sequence by explicitly iterating the subsequence, as follows:

```
a ##1 b ##1 b ##1 b ##1 c
```

Using the consecutive repetition operator [*3], which indicates three iterations, you can express this sequential behavior more succinctly:

```
a ##1 b [ *3 ] ##1 c
```

A consecutive repetition specifies that the operand sequence must match a specified number of times. The consecutive repetition operator [*N] specifies that the operand sequence must match N times in succession. For example:

```
a [ *3 ] means a ##1 a ##1 a
```

Using 0 as the repetition number, an empty sequence results, as follows:

```
a [ *0 ]
```

An empty sequence is one that does not match over any positive number of clock ticks. The following rules apply for concatenating sequences with empty sequences. Here, an empty sequence is denoted as *empty*, and a sequence is denoted as *seq*.

- $(\text{empty} \ \#\#0 \ \text{seq})$ does not result in a match.
- $(\text{seq} \ \#\#0 \ \text{empty})$ does not result in a match.
- $(\text{empty} \ \#\#n \ \text{seq})$, where n is greater than 0, is equivalent to $(\#\#(n-1) \ \text{seq})$.
- $(\text{seq} \ \#\#n \ \text{empty})$, where n is greater than 0, is equivalent to $(\text{seq} \ \#\#(n-1) \ \text{'true})$.

For example:

`b ##1 (a[*0] ##0 c)`
produces no match of the sequence.

`b ##1 a[*0:1] ##2 c`
is equivalent to:

`(b ##2 c) or (b ##1 a ##2 c)`

You can combine a delay and repetition in the same sequence. The following are both allowed:

```
'true ##3 (a [*3])
// means 'true ##1 'true ##1 'true ##1 a ##1 a ##1 a
('true ##2 a) [*3]
// means ('true ##2 a) ##1 ('true ##2 a) ##1 ('true ##2 a),
// which in turn means 'true ##1 'true ##1 a ##1 'true ##1
// 'true ##1 a ##1 'true ##1 'true ##1 a
```

You can also repeat a sequence as follows:

`(a ##2 b) [*5]`

This is the same as the following:

(a ##2 b ##1 a ##2 b ##1 a ##2 b ##1 a ##2 b ##1 a ##2 b)

You can express a repetition with a range of `min` and `max` iterations using the consecutive repetition operator `[* min:max]`.

For example:

(a ##2 b) [*1:5]

is equivalent to:

(a ##2 b)
or (a ##2 b ##1 a ##2 b)
or (a ##2 b ##1 a ##2 b ##1 a ##2 b)
or (a ##2 b ##1 a ##2 b ##1 a ##2 b ##1 a ##2 b)
or (a ##2 b ##1 a ##2 b ##1 a ##2 b ##1 a ##2 b ##1 a ##2 b)

Similarly:

(a [*0:3] ##1 b ##1 c)

is equivalent to:

(b ##1 c)
or (a ##1 b ##1 c)
or (a ##1 a ##1 b ##1 c)
or (a ##1 a ##1 a ##1 b ##1 c)

To specify a finite, but unbounded, number of iterations, use the dollar sign (\$). For example, the repetition:

a ##1 b [*1:\$] ##1 c

matches over an interval of three or more consecutive clock ticks if `a` is true on the first clock tick, `c` is true on the last clock tick, and `b` is true at every clock tick strictly in between the first and the last.

Specifying the number of iterations of a repetition by exact count is equivalent to specifying a range in which the minimum number of repetitions is equal to the maximum number of repetitions. In other words, `seq [*n]` is equivalent to `seq [*n:n]`.

The goto repetition (nonconsecutive exact repetition) takes a Boolean expression rather than a sequence as an operand. It specifies the iterative matching of the Boolean expression at clock ticks that are not necessarily consecutive and ends at the last iterative match. For example:

```
a ##1 b [->2:10] ##1 c
```

matches over an interval of consecutive clock ticks provided `a` is true on the first clock tick, `c` is true on the last clock tick, `b` is true on the penultimate clock tick, and, including the penultimate, there are at least 2 and at most 10 not necessarily consecutive clock ticks strictly in between the first and last on which `b` is true. This sequence is equivalent to:

```
a ##1 ((!b[*0:$] ##1 b) [*2:10]) ##1 c
```

Nonconsecutive repetition is like goto repetition except that a match does not have to end at the last iterative match of the operand Boolean expression. You can use nonconsecutive repetition instead of goto repetition to extend a match by an arbitrary number of clock ticks, provided the Boolean expression is false on all of the extra clock ticks. For example:

```
a ##1 b [=2:10] ##1 c
```

matches over an interval of consecutive clock ticks provided `a` is true on the first clock tick, `c` is true on the last clock tick, and there are at least 2 and at most 10 not necessarily consecutive clock ticks strictly in between the first and last on which `b` is true.

This sequence is equivalent to the following:

```
a ##1 ((!b [*0:$] ##1 b) [*2:10]) ##1 !b[*0:$] ##1 c
```

Sampled Value Functions

This subclause describes the system functions available for accessing sampled values of an expression. These functions include the capability to access the current or a past sampled value, or detect changes in the sampled value of an expression. Sampling of an expression is explained in “[Concurrent Assertions Overview](#)” on [page 488](#). You cannot use the sequence methods `ended`, `triggered`, or `matched` as arguments to these functions. The following functions are supported:

```
$rose( expression [, clocking_event] )  
  
$fell( expression [, clocking_event] )  
  
$stable( expression [, clocking_event] )  
  
$past( expression1 [, number_of_ticks] [, expression2] [, clocking_event] )
```

You can use these functions with assertions and in procedural code. The clocking event, although optional as an explicit argument to the functions, is required for their semantics. VCS uses the clocking event to sample the value of the argument expression.

You must explicitly specify the clocking event as an argument or let the tool infer it from the code where it is used. VCS uses the following rules to infer a clocking event:

- If used in an assertion, the appropriate clocking event from the assertion is used.
- If used in an action block of a singly clocked assertion, the clock of the assertion is used.

- If used in a procedural block, the inferred clock, if any, for the procedural code is used (see “[Embedding Concurrent Assertions in Procedural Code](#)” on page 586).

Otherwise, VCS uses default clocking (see “[Default Clocking](#)” on page 407).

When these functions are used in an assertion, the clocking event argument of the functions, if specified, must be identical to the clocking event of the expression in the assertion. In the case of multiclock assertions, the appropriate clocking event for the expression where the function is used is applied to the function.

VCS supports three functions to detect changes in sampled values: `$rose`, `$fell`, and `$stable`.

A value change function detects the change in the sampled value of an expression. The clocking event is used to obtain the sampled value of the argument expression at a clock tick prior to the current simulation time unit. Here, the current simulation time unit refers to the simulation time unit in which the function is evaluated. VCS compares this sampled value against the value of the expression determined at the Prepone time of the current simulation time unit. The result of a value change expression is true or false and can be used as a Boolean expression.


- `$rose` returns true if the LSB of the expression changed to 1. Otherwise, it returns false.
- `$fell` returns true if the LSB of the expression changed to 0. Otherwise, it returns false.
- `$stable` returns true if the value of the expression did not change. Otherwise, it returns false.

When you call these functions at or before the first clock tick of the clocking event, VCS computes the results by comparing the current sampled value of the expression to x.

[Figure 17-8](#) illustrates two examples of value changes:

- Value change expression e1 is defined as `$rose(req)`.
- Value change expression e2 is defined as `$fell(ack)`.

Figure 17-8 Value change expressions



VCS derives the clock ticks used for sampling the variables from the clock for the property, which is different from the simulation ticks. Assume, for now, that this clock is defined elsewhere. At clock tick 3, e1 occurs because the value of req at clock tick 2 is low and the value at clock tick 3 is high. Similarly, e2 occurs at clock tick 6 because the value of ack was sampled as high at clock tick 5 and sampled as low at clock tick 6.

The example below illustrates the use of `$rose` in SystemVerilog code outside assertions.

```
always @(posedge clk)
  reg1 <= a & $rose(b);
```

In this example, the clocking event (`posedge clk`) is applied to `$rose`. `$rose` is true whenever the sampled value of `b` changes to 1 from its sampled value at the previous tick of the clocking event.

In addition to accessing value changes, you can access past values using the `$past` function. VCS supports the following three optional arguments with the `$past` function:

- `expression2` specifies a gating expression for the clocking event.
- `number_of_ticks` specifies the number of clock ticks in the past.
- `clocking_event` specifies the clocking event for sampling `expression1`.

Note that `expression1` and `expression2` can be any expression allowed in assertions.

The `number_of_ticks` must be 1 or greater. If `number_of_ticks` is not specified, it defaults to 1. `$past` returns the sampled value of the expression that was present `number_of_ticks` prior to the time of evaluation of `$past`. A clock tick is based on `clocking_event`. If the specified clock tick in the past is before the start of simulation, the returned value from the `$past` function is `x`.

The optional argument `clocking_event` specifies the clock for the function. The rules governing the usage of `clocking_event` are the same as the rules for the value change function.

When intermediate optional arguments between two arguments are not needed, you must use a comma for each omitted argument. For example:

```
$past(in1, , enable);
```

Here, a comma is specified to omit `number_of_ticks`. Here, VCS uses the default of 1 for the empty `number_of_ticks` argument. There is no need to include a comma for the omitted `clocking_event` argument, as it does not fall within the specified arguments.

You can use `$past` in any SystemVerilog expression. For example:

```
always @(posedge clk)
    reg1 <= a & $past(b);
```

Here, the clocking event (`posedge clk`) is applied to `$past`. VCS evaluates `$past` in the current occurrence of (`posedge clk`) and returns the value of `b` sampled at the previous occurrence of (`posedge clk`).

When `expression2` is specified, VCS samples `expression1` based on its clock gated with `expression2`. For example:

```
always @(posedge clk)
    if (enable) q <= d;
always @(posedge clk)
    assert property (done |=> (out == $past(q, 2, enable)) );
```

In this example, VCS bases the sampling of `q` for evaluating `$past` on the clocking expression:

```
posedge clk iff enable
```

AND Operation

Use the binary operator `and` when both operands are expected to match, but the end times of the operand sequences may be different.

```
sequence_expr ::= //See "Assertion Declarations" on page 860
    ...
    | sequence_expr and sequence_expr
```

Figure 17-9 AND operator syntax (excerpt from “Formal Syntax” on page 843)

The two operands of `and` are sequences. For the `and` operation to match, both operands must match. The operand sequences start at the same time. When one of the operand sequences matches, it waits for the other to match. The end time of the composite sequence is the end time of the operand sequence that completes last.

When `te1` and `te2` are sequences, then the composite sequence:

`te1 and te2`


matches if `te1` and `te2` match. The end time is the end time of either `te1` or `te2`, whichever matches last.

The following example is a sequence with operator `and`, where the two operands are sequences:

`(te1 ##2 te2) and (te3 ##2 te4 ##2 te5)`

Figure 17-10 shows the evaluation attempt for this operation at clock tick 8. Here, the two operand sequences are `(te1 ##2 te2)` and `(te3 ##2 te4 ##2 te5)`. The first operand sequence requires that first `te1` evaluates to true followed by `te2` two clock ticks later. The second sequence requires that first `te3` evaluates to true followed by `te4` two clock ticks later, followed by `te5` two clock ticks later.

Figure 17-10 ANDing (and) two sequences



This attempt results in a match because both operand sequences match. The end times of matches for the individual sequences are clock ticks 10 and 12. The end time for the composite sequence is the later of the two end times; therefore, VCS recognizes a match for the composite sequence at clock tick 12.

In the following example, the first operand sequence has a concatenation operator with range from 1 to 5:


```
(te1 ##[1:5] te2) and (te3 ##2 te4 ##2 te5)
```

The first operand sequence requires that te1 evaluate to true and that te2 evaluate to true 1, 2, 3, 4, or 5 clock ticks later. The second operand sequence is the same as in the previous example. To consider all possibilities of a match of the composite sequence, VCS takes the following steps:

1. Starts five threads of evaluation for the five possible linear sequences associated with the first sequence operand.
2. Starts one thread of evaluation for the second operand sequence, because it has only one associated linear sequence.
3. [Figure 17-11](#) shows the evaluation attempt beginning at clock tick 8. All five linear sequences for the first operand sequence match, as shown in a time window. Therefore, there are five matches of the first operand sequence, ending at clock ticks 9, 10, 11, 12, and 13, respectively. The second operand sequence matches at clock tick 12.
4. VCS combines each match of the first operand sequence with the single match of the second operand sequence. The rules of the AND operation determine the end time of the resulting match of the composite sequence.

The result of this computation is five matches of the composite sequence, four of them ending at clock tick 12, and the fifth ending at clock tick 13. [Figure 17-11](#) shows the matches of the composite sequence ending at clock ticks 12 and 13.


Figure 17-11 ANDing (and) two sequences, including a time range



If `te1` and `te2` are sampled expressions (not sequences), the sequence `(te1 and te2)` matches if `te1` and `te2` both evaluate to true.

[Figure 17-12](#) shows an example with the results for attempts at every clock tick. The sequence matches at clock tick 1, 3, 8, and 14 because both `te1` and `te2` are simultaneously true. At all other clock ticks, match of the AND operation fails because either `te1` or `te2` is false.

Figure 17-12 ANDing (and) two Boolean expressions



Intersection (AND with Length Restriction)

Use the binary operator `intersect` when both operand sequences are expected to match, and the end times of the operand sequences must be the same.

Figure 17-13 Intersect operator syntax (excerpt from “Formal Syntax” on page 843)

```
sequence_expr ::= ... //See "Assertion Declarations" on page 860
... | sequence_expr intersect sequence_expr
```

The two operands of `intersect` are sequences. The requirements for match of the `intersect` operation are as follows:

- Both the operands must match.
- The lengths of the two matches of the operand sequences must be the same.


The additional requirement on the length of the sequences is the basic difference between `and` and `intersect`.

An attempted evaluation of an `intersect` sequence can result in multiple matches. VCS computes the results of such an attempt as follows:

- Pairs matches of the first and second operands that are the same length. Each pair results in a match of the composite sequence, with length and end point equal to the shared length and end point of the paired matches of the operand sequences.
- If no pair is found, then there is no match of the composite sequence.

[Figure 17-14](#) is similar to [Figure 17-11](#), except that `and` is replaced by `intersect`. In this case there is only a single match at clock tick 12.

Figure 17-14 Intersecting two sequences



OR Operation

Use the operator `or` when at least one of the two operand sequences is expected to match.

Figure 17-15 OR operator syntax (excerpt from “Formal Syntax” on page 843)

```
sequence_expr ::= ... //See "Assertion Declarations" on page 860  
...  
| sequence_expr or sequence_expr
```

The two operands of `or` are sequences.


If the operands `te1` and `te2` are expressions, then:

`te1 or te2`

matches at any clock tick on which at least one of `te1` and `te2` evaluates to true.

Figure 17-16 illustrates an OR operation for which the operands `te1` and `te2` are expressions. The composite sequence does not match at clock ticks 7 and 13 because `te1` and `te2` are both false at those times. At all other clock ticks, the composite sequence matches, as at least one of the two operands evaluates to true.

Figure 17-16 ORing (or) two sequences



When te1 and te2 are sequences, then the sequence:


te1 or te2

matches if at least one of the two operand sequences te1 and te2 matches. Each match of either te1 or te2 constitutes a match of the composite sequence, and its end time as a match of the composite sequence is the same as its end time as a match of te1 or of te2 . In other words, the set of matches of te1 or te2 is the union of the set of matches of te1 with the set of matches of te2 .

[Figure 17-17](#) shows a sequence with an **or** operator, where the two operands are sequences.

$(\text{te1} \# \# 2 \text{ te2}) \text{ or } (\text{te3} \# \# 2 \text{ te4} \# \# 2 \text{ te5})$

Figure 17-17 ORing (or) two sequences



Here, the two operand sequences are $(\text{te1} \# \# 2 \text{ te2})$ and $(\text{te3} \# \# 2 \text{ te4} \# \# 2 \text{ te5})$. The first sequence requires that te1 first evaluates to true, followed by te2 two clock ticks later. The second


sequence requires that `te3` evaluates to true, followed by `te4` two clock ticks later, followed by `te5` two clock ticks later. In [Figure 17-17](#), the evaluation attempt for clock tick 8 is shown. The first sequence matches at clock tick 10, and the second sequence matches at clock tick 12. Therefore, VCS recognizes two matches for the composite sequence.

In the following example, the first operand sequence has a concatenation operator with a range from 1 to 5:

```
(te1 ##[1:5] te2) or (te3 ##2 te4 ##2 te5)
```

The first operand sequence requires that `te1` evaluate to true and that `te2` evaluate to true 1, 2, 3, 4, or 5 clock ticks later. The second operand sequence requires that `te3` evaluate to true, that `te4` evaluate to true two clock ticks later, and that `te5` evaluate to true another two clock ticks later. The composite sequence matches at any clock tick on which at least one of the operand sequences matches. As shown in [Figure 17-18](#), for the attempt at clock tick 8, the first operand sequence matches at clock ticks 9, 10, 11, 12, and 13, while the second operand matches at clock tick 12. The composite sequence, therefore, has one match at each of clock ticks 9, 10, 11, and 13 and two matches at clock tick 12.

Figure 17-18 ORing (or) two sequences, including a time range



First_match Operation

The `first_match` operator matches only the first of possibly multiple matches for an evaluation attempt of its operand sequence. This allows all subsequent matches to be discarded from consideration. In particular, when a sequence is a subsequence of a larger sequence, then applying the `first_match` operator has a significant effect on the evaluation of the enclosing sequence.

Figure 17-19 First_match operator syntax (excerpt from “Formal Syntax” on page 843)

```
sequence_expr ::= ... //See "Assertion Declarations" on page 860
| first_match ( sequence_expr {, sequence_match_item} )
```

An evaluation attempt of `first_match (seq)` results in an evaluation attempt for the operand `seq` beginning at the same clock tick. If the evaluation attempt for `seq` produces no match, then the evaluation attempt for `first_match (seq)` produces no match. Otherwise, the match of `seq` with the earliest ending clock tick matches `first_match (seq)`. If there are multiple matches of `seq` with the same ending clock tick as the earliest one, then all those matches are matches of `first_match (seq)`.

The example below shows a variable delay specification.

```
sequence t1;
    te1 ## [2:5] te2;
endsequence
sequence ts1;
    first_match(te1 ## [2:5] te2);
endsequence
```

Here, `te1` and `te2` are expressions. Each attempt of sequence `t1` can result in matches for up to four of the following sequences:

```
te1 ##2 te2
te1 ##3 te2
te1 ##4 te2
te1 ##5 te2
```

However, sequence `ts1` can result in a match for only one of the above four sequences. Whichever match of the above four sequences ends first is a match of sequence `ts1`.

For example:

```
sequence t2;
    (a ##[2:3] b) or (c ##[1:2] d);
endsequence
sequence ts2;
    first_match(t2);
```

```
endsequence
```

Each attempt of sequence t_2 can result in matches for up to four of the following sequences:

```
a ##2 b  
a ##3 b  
c ##1 d  
c ##2 d
```

Sequence t_{s2} matches only the earliest ending match of these sequences. If a , b , c , and d are expressions, then it is possible to have matches ending at the same time for both:

```
a ##2 b  
c ##2 d
```

If both of these sequences match and $(c ##1 d)$ does not match, then evaluation of t_{s2} results in these two matches.

You can attach sequence match items to the operand sequence of the `first_match` operator. Place the sequence match items within the same set of parentheses that enclose the operand. Thus, for example, you can attach the local variable assignment $x = e$ to the first match of seq as follows:

```
first_match(seq, x = e)
```

which is equivalent to:

```
first_match((seq, x = e))
```

For more information on sequence match items, see “[Manipulating Data in a Sequence](#)” on page 532 and “[Calling Subroutines on Match of a Sequence](#)” on page 539.

Conditions Over Sequences

Sequences often occur under the assumptions of some conditions for correct behavior. A logical condition must hold true, for instance, while processing a transaction. Also, occurrence of certain values is prohibited while processing a transaction. You can express such situations directly using the `throughout` construct:

Figure 17-20 Throughout construct syntax (excerpt from “Formal Syntax” on page 843)

```
sequence_expr ::=           //See "Assertion Declarations" on page 860
                  ...
                  | expression_or_dist throughout sequence_expr
```

The construct `exp throughout seq` is an abbreviation for the following:


```
(exp) [*0:$] intersect seq
```

The composite sequence, `exp throughout seq`, matches along a finite interval of consecutive clock ticks provided `seq` matches along the interval and `exp` evaluates to true at each clock tick of the interval.

The following example is illustrated in [Figure 17-21](#).

```
sequence burst_rule1;
  @(posedge mclk)
    $fell(burst_mode) ##0
    ((!burst_mode) throughout (##2
      ((trdy==0) && (irdy==0)) [*7]));
endsequence
```

Figure 17-21 Match with throughout restriction fails




[Figure 17-22](#) illustrates the evaluation attempt for sequence `burst_rule1` beginning at clock tick 2. Because signal `burst_mode` is high at clock tick 1 and low at clock tick 2, `$fell(burst_mode)` is true at clock tick 2. To complete the match of `burst_rule1`, the value of `burst_mode` must be low throughout a match of the subsequence: `(##2((trdy==0) && (irdy==0)) [*7])` beginning at clock tick 2.

This subsequence matches from clock tick 2 to clock tick 10. However, at clock tick 9 `burst_mode` is high, thereby failing to match according to the rules for `throughout`.

If signal `burst_mode` were instead to remain low through at least clock tick 10, then there would be a match of `burst_rule1` from clock tick 2 to clock tick 10, as shown in [Figure 17-22](#).

Figure 17-22 Match with throughout restriction succeeds



Sequence Contained within Another Sequence

You express the containment of a sequence within another sequence as follows:

Figure 17-23 Within construct syntax (excerpt from “Formal Syntax” on page 843)

```
sequence_expr ::=           //See "Assertion Declarations" on page 860
...
| sequence_expr within sequence_expr
```

The construct `seq1 within seq2` is an abbreviation for the following:

```
(1[*0:$] ##1 seq1 ##1 1[*0:$]) intersect seq2
```

The composite sequence `seq1 within seq2` matches along a finite interval of consecutive clock ticks provided `seq2` matches along the interval and `seq1` matches along some subinterval of consecutive clock ticks. In other words, the matches of `seq1` and `seq2` must satisfy the following:

- The start point of the match of seq1 must be no earlier than the start point of the match of seq2.
- The end point of the match of seq1 must be no later than the end point of the match of seq2.

For example, the sequence:

```
!trdy[*7] within (($fell irdy) ##1 !irdy[*8])
```

matches from clock tick 3 to clock tick 11 on the trace shown in [Figure 17-22](#).

Detecting and Using End Point of a Sequence

There are two ways to decompose a complex sequence into simpler subsequences.

One is to instantiate a named sequence by referencing its name. Evaluation of such a reference requires the named sequence to match starting from the clock tick at which the reference is reached during the evaluation of the enclosing sequence. For example:

```
sequence s;
    a ##1 b ##1 c;
endsequence
sequence rule;
    @(posedge sysclk)
        trans ##1 start_trans ##1 s ##1 end_trans;
endsequence
```

Here, VCS evaluates sequence s beginning one tick after the evaluation of start_trans in the sequence rule.

Another way to use a sequence is to detect its end point in another sequence. The end point of a sequence is reached whenever the ending clock tick of a match of the sequence is reached, regardless of the starting clock tick of the match. You can test for the reaching of the end point using the `ended` method.

The syntax of the `ended` method is as follows:

```
sequence_instance.ended
```

`ended` is a method on a sequence. The result of its operation is true or false. When VCS evaluates an `ended` method in an expression, it tests whether its operand sequence has reached its end point at that particular point in time. The result of `ended` does not depend upon the starting point of the match of its operand sequence.

Consider the following example:

```
sequence e1;
  @(posedge sysclk) $rose(ready) ##1 proc1 ##1 proc2 ;
endsequence
sequence rule;
  @(posedge sysclk) reset ##1 inst ##1 e1.ended ##1
branch_back;
endsequence
```

Here, sequence `e1` must match one clock tick after `inst`. If you replace the `ended` method with an instance of sequence `e1`, a match of `e1` must start one clock tick after `inst`. Notice that the `ended` method only tests for the end point of `e1` and has no bearing on the starting point of `e1`. You can also use the `ended` method on sequences that have formal arguments. For example, with the following declarations:

```
sequence e2(a,b,c);
  @(posedge sysclk) $rose(a) ##1 b ##1 c;
endsequence
```

```

sequence rule2;
    @(posedge sysclk) reset ##1 inst ##1
    e2(ready,proc1,proc2).ended ##1 branch_back;
endsequence

```

rule2 is equivalent to rule2a below:

```

sequence e2_instantiated;
    e2(ready,proc1,proc2);
endsequence
sequence rule2a;
    @(posedge sysclk) reset ##1 inst ##1 e2_instantiated.ended
    ##1 branch_back;
endsequence

```

There are additional restrictions on passing local variables into an instance of a sequence to which ended is applied. For more information, see “[Manipulating Data in a Sequence](#)” on page 532.

You can use the ended method in the presence of multiple clocks. However, the ending clock of the sequence instance to which ended is applied must always be the same as the clock in the context where the application of method ended appears. For more information, see “[Detecting and Using End Point of a Sequence in Multiclock Context](#)” on page 575.

Manipulating Data in a Sequence

The use of a static SystemVerilog variable implies that only one copy exists. If data values need to be checked in pipelined designs, then for each quantum of data entering the pipeline, you can use a separate variable to store the predicted output of the pipeline for later comparison when the result actually exits the pipe. You can build this storage using an array of variables arranged in a shift register to mimic the data propagating through the pipeline. However, in more

complex situations where the latency of the pipe is variable and out of order, this construction could become complex and error prone. Therefore, variables are needed that are local to and used within a particular transaction check that can span an arbitrary interval of time and overlap with other transaction checks. Such a variable must be dynamically created when needed within an instance of a sequence and removed when the end of the sequence is reached.

You can get dynamic variable creation and assignment using a local variable declaration in a sequence or property declaration and making an assignment in the sequence. The syntax for variable assignment is as follows:

Figure 17-24 Variable assignment syntax (excerpt from “Formal Syntax” on page 843)

```
sequence_expr ::=           //See "Assertion Declarations" on page 860
...
| ( expression_or_dist {, sequence_match_item } ) [
boolean_abbrev ]
| ( sequence_expr {, sequence_match_item } ) [ sequence_abbrev ]
...
sequence_match_item ::= 
    operator_assignment
| inc_or_dec_expression
| subroutine_call
```

Here, you explicitly specify the variable type. You can assign the variable at the end point of any syntactic subsequence by placing the subsequence, comma separated from the sampling assignment, in parentheses. For example, if in:

```
a ##1 b [->1] ##1 c [*2]
```

you want to assign `x = e` at the match of `b [->1]`, rewrite the sequence as:

```
a ##1 (b[>-1], x = e) ##1 c[*2]
```

You can assign the local variable later in the sequence, as in:

```
a ##1 (b[>-1], x = e) ##1 (c[*2], x = x + 1)
```

For every attempt, VCS creates a new copy of the variable for the sequence. You can test the variable value like any other SystemVerilog variable.

Hierarchical references to a local variable are not allowed.

As an example of local variable usage, assume a pipeline that has a fixed latency of five clock cycles. The data enter the pipe on `pipe_in` when `valid_in` is true, and the value computed by the pipeline appears five clock cycles later on the `pipe_out1` signal. The data as transformed by the pipe are predicted by a function that increments the data. The following property verifies this behavior:

```
property e;
    int x;
    (valid_in, x = pipe_in) |> ##5 (pipe_out1 == (x+1));
endproperty
```

VCS evaluates property `e` as follows:

- When `valid_in` is true, `x` is assigned the value of `pipe_in`. If, five cycles later, `pipe_out1` is equal to `x+1`, then property `e` is true. Otherwise, property `e` is false.
- When `valid_in` is false, property `e` evaluates to true.

You can use a local variable to form expressions just like a static variable of the same type. This includes the use of local variables in expressions for bit-selects and part-selects of vectors or for indexes of arrays.

You can use local variables in sequences or properties.

```

sequence data_check;
int x;
a ##1 (!a, x = data_in) ##1 !b[*0:$] ##1 b && (data_out == x);
endsequence

property data_check_p
int x;
a ##1 (!a, x = data_in) |=> !b[*0:$] ##1 b && (data_out == x);
endproperty

```

You can write local variables on repeated sequences to accumulate values.

```

sequence rep_v;
int x;
'true,x = 0 ##0
(!a [* 0:$] ##1 a, x = x+data) [*4] ##1 b ##1 c && (data_out
== x);
endsequence

```

The local variables declared in one sequence are not visible in the sequence where it gets instantiated. The example below shows an illegal access to local variable `v1` of sequence `sub_seq1` in sequence `seq1`.

```

sequence sub_seq1;
int v1;
(a ##1 !a, v1 = data_in) ##1 !b[*0:$] ##1 b && (data_out ==
v1);
endsequence
sequence seq1;
c ##1 sub_seq1 ##1 (dol == v1);
// error because v1 is not visible
endsequence

```

To access a local variable of a subsequence, you must declare a local variable and pass it to the instantiated subsequence through an argument, as shown in the following example:

```
sequence sub_seq2(lv);
(a ##1 !a, lv = data_in) ##1 !b[*0:$] ##1 b && (data_out ==
lv);
endsequence
sequence seq2;
int v1;
c ##1 sub_seq2(v1) ##1 (do1 == v1); // v1 is now bound to lv
endsequence
```

When a local variable is a formal argument of a sequence declaration, it is illegal to declare the variable, as shown below:

```
sequence sub_seq3(lv);
int lv; // illegal because lv is a formal argument
(a ##1 !a, lv = data_in) ##1 !b[*0:$] ##1 b && (data_out ==
lv);
endsequence
```

There are special considerations when you use local variables in sequences involving the branching operators `or`, `and`, and `intersect`. The evaluation of a composite sequence constructed from one of these operators can be thought of as forking two threads to evaluate the operand sequences in parallel. A local variable may have been assigned a value before the start of the evaluation of the composite sequence. Such a local variable is said to flow in to each of the operand sequences. The local variable may be assigned or reassigned in one or both of the operand sequences. In general, there is no guarantee that evaluation of the two threads results in consistent values for the local variable, or even that there is a consistent view of whether the local variable has been assigned a

value. Therefore, the values assigned to the local variable before and during the evaluation of the composite sequence are not always allowed to be visible after the evaluation of the composite sequence.

In some cases, inconsistency in the view of the local variable's value does not matter, while in others it does. Precise conditions are given in “[Formal Semantics of Concurrent Assertions](#)” on page 923 to define static (that is, compile-time computable) conditions under which a sufficiently consistent view of the local variable's value after the evaluation of the composite sequence is guaranteed. If these conditions are satisfied, then the local variable is said to flow out of the composite sequence. An intuitive description of the conditions for local variable flow follows:

1. Variables assigned on parallel threads cannot be accessed in sibling threads. For example:

```
sequence s4;  
    int x;  
    (a ##1 (b, x = data) ##1 c) or (d ##1 (e==x)) ; // illegal  
endsequence
```

2. In the case of **or**, a local variable flows out of the composite sequence if, and only if, it flows out of each of the operand sequences. If the local variable is not assigned before the start of the composite sequence and it is assigned in only one of the operand sequences, then it does not flow out of the composite sequence.
3. Each thread for an operand of an **or** that matches its operand sequence continues as a separate thread, carrying with it its own latest assignments to the local variables that flow out of the composite sequence. These threads do not need to have consistent valuations for the local variables. For example:

```
sequence s5;
```

```

int x,y;
((a ##1 (b, x = data, y = data1) ##1 c)
or (d ##1 ('true, x = data) ##0 (e==x))) ##1 (y==data2);
// illegal because y is not in the intersection
endsequence
sequence s6;
int x,y;
((a ##1 (b, x = data, y = data1) ##1 c)
or (d ##1 ('true, x = data) ##0 (e==x))) ##1 (x==data2);
// legal because x is in the intersection
endsequence

```

4. In the case of **and** and **intersect**, a local variable that flows out of at least one operand flows out of the composite sequence unless it is blocked. A local variable is blocked from flowing out of the composite sequence if either of the following statements applies:
 - The local variable is assigned in and flows out of each operand of the composite sequence, or
 - The local variable is blocked from flowing out of at least one of the operand sequences.

The value of a local variable that flows out of the composite sequence is the latest assigned value. The threads for the two operands are merged into one when the evaluation of the composite sequence completes.

```

sequence s7;
int x,y;
((a ##1 (b, x = data, y = data1) ##1 c)
and (d ##1 ('true, x = data) ##0 (e==x))) ##1 (x==data2);
// illegal because x is common to both threads
endsequence
sequence s8;
int x,y;

```

```

(a ##1 (b, x = data, y = data1) ##1 c)
and (d ##1 ('true, x = data) ##0 (e==x)) ##1 (y==data2);
// legal because y is in the difference
endsequence

```

Calling Subroutines on Match of a Sequence

You can call tasks, task methods, void functions, void function methods, and system tasks at the end of a successful match of a sequence. Put the subroutine calls, like local variable assignments, in the comma-separated list that follows the sequence. The subroutine calls are said to be attached to the sequence. Enclose the sequence and the list that follows in parentheses.

Figure 17-25 Subroutine call in sequence syntax (excerpt from “[Formal Syntax](#)” on page 843)

```

sequence_expr ::=      See "Assertion Declarations" on page 860
...
| ( expression_or_dist {, sequence_match_item } ) [
boolean_abbrev ]
| ( sequence_expr {, sequence_match_item } )[ sequence_abbrev ]
...
sequence_match_item ::= 
    operator_assignment
| inc_or_dec_expression
| subroutine_call

```

For example:

```

sequence s1;
  logic v, w;
  (a, v = e) ##1
  (b[->1], w = f, $display("b after a with v = %h, w =
%h\n", v, w));

```

```
endsequence
```

defines a sequence `s1` that matches at the first occurrence of `b` strictly after an occurrence of `a`. At the match, VCS executes the system task `$display` to write a message that announces the match and shows the values assigned to the local variables `v` and `w`.

VCS executes all subroutine calls attached to a sequence at every successful match of the sequence. For each successful match, the attached calls are executed in the order they appear in the list. The subroutines are scheduled in the Reactive region, like an action block.

Each argument of a subroutine call attached to a sequence must either be passed by value as an input or passed by reference (either `ref` or `const ref`; see “[Pass by Reference](#)” on page 282). Actual argument expressions that are passed by value use sampled values of the underlying variables and are consistent with the variable values used to evaluate the sequence match.

You can pass local variables into subroutine calls attached to a sequence. You can use any local variable that flows out of the sequence or that is assigned in the list following the sequence, but before the subroutine call, in an actual argument expression for the call. If a local variable appears in an actual argument expression, then that argument must be passed by value.

System Functions

Assertions are commonly used to evaluate certain specific characteristics of a design implementation, such as whether a particular signal is one-hot. SystemVerilog includes the following system functions to facilitate such common assertion functionality:

- `$onehot (<expression>)` returns true if only 1 bit of the expression is high.
- `$onehot0 (<expression>)` returns true if at most 1 bit of the expression is high.
- `$isunknown (<expression>)` returns true if any bit of the expression is `X` or `Z`. This is equivalent to:

`^<expression> === 'bx.`

All of the above system functions have a return type of `bit`. A return value of `1'b1` indicates true, and a return value of `1'b0` indicates false.

Another useful function provided for Boolean expressions is `$countones`, to count the number of ones in a bit vector expression:

```
$countones ( <expression> )
```

An `X` or `Z` bit value is not counted towards the number of ones.

Declaring Properties

A property defines a behavior of the design. You can use a property to verify an assumption, a checker, or a coverage specification. To verify the design behavior, use an assert, assume, or cover statement. A property declaration by itself does not produce any result.

You can declare a property in any of the following:

- A module
- An interface
- A compilation-unit scope

To declare a property, use the property construct, as shown below:

Figure 17-26 Property construct syntax (excerpt from “Formal Syntax” on page 843)

<pre> concurrent_assertion_item_declaration ::= See "Assertion Declarations" on page 860 property_declaration ... property_declaration ::= property property_identifier [([tf_port_list])]; { assertion_variable_declaration } property_spec ; endproperty [: property_identifier] list_of_formals ::= formal_list_item { , formal_list_item } property_spec ::= [clocking_event] [disable iff (expression_or_dist)] property_expr property_expr ::= sequence_expr (property_expr) not property_expr property_expr or property_expr property_expr and property_expr sequence_expr -> property_expr sequence_expr => property_expr if (expression_or_dist) property_expr [else property_expr] property_instance clocking_event property_expr assertion_variable_declaration ::= var_data_type list_of_variable_identifiers ; property_instance::= ps_property_identifier [([list_of_arguments])] </pre>

You declare a `property` with optional formal arguments, as in a sequence declaration. When you instantiate a property, you can pass actual arguments to the property. The mechanism for passing arguments to a property is the same as for passing arguments to a sequence. VCS expands the property with the actual arguments by replacing the formal arguments with the actual arguments. The tool performs semantic checks to ensure that the expanded property with the actual arguments is legal.

The result of property evaluation is either true or false. There are seven kinds of properties: sequence, negation, disjunction, conjunction, if...else, implication, and instantiation.

1. A sequence property evaluates to true if, and only if, there is a nonempty match of the sequence. A sequence that admits an empty match is not allowed as a property. Because there is a match if, and only if, there is a first match, evaluation of such a property is the same as implicitly transforming its *sequence_expr* to `first_match(sequence_expr)`. As soon as a match of *sequence_expr* is determined, the evaluation of the property is considered to be true, and no other matches are required for that evaluation attempt.
2. A negation property has the form:

```
not property_expr
```

For each evaluation attempt of the property, VCS attempts to evaluate the *property_expr*. The keyword `not` states that the evaluation of the property returns the opposite of the evaluation of the underlying *property_expr*. Thus, if *property_expr* evaluates to true, then `not property_expr` evaluates to false; and if *property_expr* evaluates to false, then `not property_expr` evaluates to true.

3. A disjunction property has the form:

```
property_expr1 or property_expr2
```

The property evaluates to true if, and only if, at least one of *property_expr1* and *property_expr2* evaluates to true.

4. A conjunction property has the form:

```
property_expr1 and property_expr2
```

The property evaluates to true if, and only if, both *property_expr1* and *property_expr2* evaluate to true.

5. An `if...else` property has either the form:

```
if (expression_or_dist) property_expr1
```

or the form:

```
if (expression_or_dist) property_expr1  
else property_expr2
```

A property of the first form evaluates to true if, and only if, either *expression_or_dist* evaluates to false or *property_expr1* evaluates to true. A property of the second form evaluates to true if, and only if, either *expression_or_dist* evaluates to true and *property_expr1* evaluates to true or *expression_or_dist* evaluates to false and *property_expr2* evaluates to true.

6. An implication property has either the form:

```
sequence_expr |-> property_expr
```

or the form:

```
sequence_expr |=> property_expr
```

The meaning of implications is discussed in “[Implication](#)” on page [548](#).

7. You can use an instance of a named property as a *property_expr* or *property_spec*. In general, the instance is legal provided the body *property_spec* of the named property can be substituted in place of the instance, with actual arguments substituted for formal arguments, and result in a legal *property_expr* or *property_spec*, ignoring local variable declarations. Thus, for example, if an instance of a named property is used as a *property_expr* operand for any property-building operator, then the named property must not have a `disable iff` clause. Similarly, clock events in a named property must conform to the rules of multiclock support when the property is instantiated in a *property_expr* or *property_spec* that also involves other clock events.

[Table 17-2](#) lists the sequence and property operators from highest to lowest precedence and shows the associativity of the non-unary operators.

Table 17-2 Sequence and property operator precedence and associativity

Sequence Operators	Property Operators	Associativity
<code>[*]</code> , <code>[=]</code> , <code>[->]</code>	—	—
<code>##</code>	—	Left
<code>throughout</code>	—	Right
<code>within</code>	—	Left
<code>intersect</code>	—	Left
—	<code>not</code>	—
<code>and</code>	<code>and</code>	Left
<code>or</code>	<code>or</code>	Left
—	<code>if...else</code>	Right
—	<code> -></code> , <code> =></code>	Right

You can attach a `disable iff` clause to a *property_expr* to yield a *property_spec*:

```
disable iff (expression_or_dist) property_expr
```

The expression of the `disable iff` is called the *reset expression*. The `disable iff` clause allows you to specify preemptive resets. For an evaluation of the *property_spec*, there is an evaluation of the underlying *property_expr*. If, prior to the completion of that evaluation the reset expression becomes true, then the overall evaluation of the *property_spec* is true. Otherwise, the evaluation of the *property_spec* is the same as that of the *property_expr*. VCS tests the reset expression independently for different evaluation attempts of the *property_spec*. The values of variables used in the reset expression are those in the current simulation cycle (that is, not sampled). The expression may contain a reference to an end point of a sequence by using the method *triggered* of that sequence. You cannot use *matched* and *ended* of a sequence or local variables in the reset expression. If a sampled value function is used in the reset expression, you must explicitly specify the sampling clock in its actual argument list as described in “[Sampled Value Functions](#)” on [page 510](#). Nesting of `disable iff` clauses, explicitly or through property instantiations, is not allowed.

Typed Formal Arguments in Property Declarations

To declare a type for a formal argument of a property, prefix the argument with a type. A formal argument that is not prefixed by a type is untyped.

The supported data types for property formal arguments are the types that are allowed for operands in assertion expressions (see “[Operand Types](#)” on [page 492](#)). The assignment rules for assigning actual arguments to formal arguments during property instantiation are the same as the general rules for assigning a typed variable with another typed expression (see “[Data Types](#)” on [page 59](#)).

For example, below are two equivalent ways of passing arguments. The first has untyped arguments, and the second has typed arguments:

```
property rule6_with_no_type(x, y);
    ##1 x | -> ##[2:10] y;
endproperty
property rule6_with_type(bit x, bit y);
    ##1 x | -> ##[2:10] y;
endproperty
```

Implication

The implication construct specifies that the checking of a property is performed conditionally on the match of a sequential antecedent.

Figure 17-27 Implication syntax (excerpt from “Formal Syntax” on page 843)

property_expr ::= See "Assertion Declarations" on page 860
...
| sequence_expr \rightarrow property_expr
| sequence_expr \Rightarrow property_expr

You use this clause to precondition monitoring of a property expression. It is allowed at the property level. The result of the implication is either true or false. The left-hand operand *sequence_expr* is called the antecedent, while the right-hand operand *property_expr* is called the consequent.

Note the following points for $| ->$ implication:

- From a given start point, the antecedent *sequence_expr* can have zero, one, or more than one successful match.

- If there is no match of the antecedent *sequence_expr* from a given start point, then evaluation of the implication from that start point succeeds vacuously and returns true.
- For each successful match of antecedent *sequence_expr*, VCS separately evaluates the consequent *property_expr*. The end point of the match of the antecedent *sequence_expr* is the start point of the evaluation of the consequent *property_expr*.
- From a given start point, evaluation of the implication succeeds and returns true if, and only if, for every match of the antecedent *sequence_expr* beginning at the start point, the evaluation of the consequent *property_expr* beginning at the end point of the match succeeds and returns true.

VCS supports the two forms of implication:

- overlapped using operator `| ->`
- nonoverlapped using operator `| =>.`

For overlapped implication, if there is a match for the antecedent *sequence_expr*, then the end point of the match is the start point of the evaluation of the consequent *property_expr*. For nonoverlapped implication, the start point of the evaluation of the consequent *property_expr* is the clock tick after the end point of the match.

Therefore:

`sequence_expr | => property_expr`

is equivalent to the following:

```
sequence_expr ##1 'true | -> property_expr
```


The use of implication when multiclock sequences and properties are involved is explained in “[Multiclock Support](#)” on page 565.

The following example illustrates a bus operation for data transfer from a master to a target device. When the bus enters a data transfer phase, multiple data phases can occur to transfer a block of data. During the data transfer phase, a data phase completes on any rising clock edge on which `irdy` is asserted and either `trdy` or `stop` is asserted. In this example, an asserted signal implies a value of low. You can express the end of a data phase as follows:

```
property data_end;
  @(posedge mclk)
    data_phase | -> ((irdy==0) && ($fell(trdy) || $fell(stop))) ;
endproperty
```

Each time a data phase is true, VCS recognizes a match for `data_phase`. The attempt at clock tick 6 is illustrated in [Figure 17-28](#). The values shown for the signals are the sampled values with respect to the clock. At clock tick 6, `data_end` is true because `stop` is asserted while `irdy` is asserted.

Figure 17-28 Conditional sequence matching



In this next example, `data_end_exp` is used to ensure that `frame` is deasserted high within two clock ticks after `data_end_exp` occurs. Further, `irdy` must be deasserted high one clock tick after `frame` is deasserted. The following property expresses this condition:

```
'define data_end_exp (data_phase &&
((irdy==0) && ($fell(trdy) || $fell(stop)) )


property data_end_rule1;
  @(posedge mclk)
    'data_end_exp | -> ##[1:2] $rose(frame) ##1 $rose(irdy);
endproperty
```

Property `data_end_rule1` first evaluates `data_end_exp` at every clock tick to test if its value is true. If the value is false, then that particular attempt to evaluate `data_end_rule1` is considered true. Otherwise, VCS evaluates the following sequence:

```
## [1:2] $rose(frame) ##1 $rose(irdy)
```

This sequence specifies looking for the rising edge of `frame` within two clock ticks in the future. After `frame` toggles high, `irdy` must also toggle high after one clock tick. This is illustrated in [Figure 17-29](#) for the evaluation attempt at clock tick 6. '`data_end_exp` is acknowledged at clock tick 6. Next, `frame` toggles high at clock tick 7. Because this falls within the timing constraint imposed by `[1:2]`, it satisfies the sequence and continues to evaluate further. At clock tick 8, `irdy` is evaluated. Signal `irdy` transitions to high at clock tick 8, matching the sequence specification completely for the attempt that began at clock tick 6.


Figure 17-29 Conditional sequences



You can use preconditions with assertions so that the checking is done only under the conditions you specify. As seen from the previous example, the `| ->` implication operator provides this capability to specify preconditions with sequences that must be satisfied before evaluating their consequent properties. The next example modifies the preceding example to show how the assertion is affected by removing the precondition for the consequent. The following code example is illustrated in [Figure 17-30](#).

```
property data_end_rule2;
  @(posedge mclk) ##[1:2] $rose(frame) ##1 $rose(irdy);
endproperty
```

Figure 17-30 Results without the condition



With this example, VCS evaluates the property at every clock tick. For the evaluation at clock tick 1, the rising edge of signal `frame` does not occur at clock tick 2 or 3; therefore, the property fails at clock tick 1. Similarly, there is a failure at clock ticks 2, 3, and 4. For attempts starting at clock ticks 5 and 6, the rising edge of signal `frame` at clock tick 7 allows further checking. At clock tick 8, the sequences complete according to the specification, resulting in a match for attempts starting at clock ticks 5 and 6. All later attempts to match the sequence fail because `$rose(frame)` does not occur again.

[Figure 17-30](#) demonstrates that removing the precondition of checking '`data_end_exp`' from the assertion causes failures that are not relevant to the verification objective. It is important from the validation standpoint to determine these preconditions and use them to filter out inappropriate or extraneous situations.

An example of implication where the antecedent is a sequence follows:

```
(a ##1 b ##1 c) | -> (d ##1 e)
```

If the sequence (a ##1 b ##1 c) matches, then the sequence (d ##1 e) must also match. But if the sequence (a ##1 b ##1 c) does not match, the result is true.

Another example of implication is as follows:

```
property p16;
    (write_en & data_valid) ##0
    (write_en && (retire_address[0:4]==addr)) [*2] | ->
        ##[3:8] write_en && !data_valid
        && (write_address[0:4]==addr);
endproperty
```

You can also code this property as a nested implication:

```
property p16_nested;
    (write_en & data_valid) | ->
        (write_en && (retire_address[0:4]==addr)) [*2] | ->
            ##[3:8] write_en && !data_valid &&
            (write_address[0:4]==addr);
endproperty
```

Property Examples

The following examples illustrate the property forms:

```
property rule1;
    @(posedge clk) a | -> b ##1 c ##1 d;
endproperty
property rule2;
    @(clkev) disable iff (foo) a | -> not(b ##1 c ##1 d);
endproperty
```

Property `rule2` negates the sequence `(b ##1 c ##1 d)` in the consequent of the implication. `clock` specifies the clock for the property.

```
property rule3;
  @(posedge clk) a[*2] |-> ((##[1:3] c) or (d |=> e));
endproperty
```

Property `rule3` says that if `a` holds and `a` also held last cycle, then either `c` must hold at some point one to three cycles after the current cycle. Or, if `d` holds in the current cycle, then `e` must hold one cycle later.

```
property rule4;
  @(posedge clk) a[*2] |-> ((##[1:3] c) and (d |=> e));
endproperty
```

Property `rule4` says that if `a` holds and `a` also held last cycle, then `c` must hold at some point one to three cycles after the current cycle. And, if `d` holds in the current cycle, then `e` must hold one cycle later.

```
property rule5;
  @(posedge clk)
  a ##1 (b || c) [->1] |->
    if (b)
      (##1 d |-> e)
    else // c
      f ;
endproperty
```

Property `rule5` has `a` followed by the next occurrence of either `b` or `c` as its antecedent. The consequent uses `if...else` to split cases on which of `b` or `c` is matched first.

```
property rule6(x,y);
  ##1 x |-> y;
endproperty
```

```

property rule5a;
  @(posedge clk)
  a ##1 (b || c) [->1] | ->
    if (b)
      rule6(d,e)
    else // c
      f ;
endproperty

```

Property rule5a is equivalent to rule5, but uses an instance of rule6 as a property expression.

You can optionally specify an event control for the clock in a property. The clock derivation and resolution rules are described in “[Clock Resolution](#)” on page 590.

You can instantiate a named property by referencing its name. Use a hierarchical name consistent with SystemVerilog naming conventions. Like sequence declarations, variables used within a property that are not formal arguments to the property are resolved by VCS hierarchically from the scope in which the property is declared.

Properties that use multiple clocks are described in “[Multiclock Support](#)” on page 565.

Recursive Properties

SystemVerilog allows recursive properties. A named property is recursive if its declaration involves an instantiation of itself.

Recursion provides a flexible framework for coding properties to serve as ongoing assumptions, checkers, or coverage monitors.

Note:

Asserting more than one recursive property makes VCS crash and produces an infinite stack trace.

For example:

```
property prop_always(p);
    p and (1'b1 |=> prop_always(p));
endproperty
```

is a recursive property which says that the formal argument property *p* must hold at every cycle. This example is useful if the ongoing requirement that property *p* hold applies after a complicated triggering condition encoded in sequence *s*:

```
property p1(s,p);
    s |=> prop_always(p);
endproperty
```

As another example, the recursive property:

```
property prop_weak_until(p,q);
    q or (p and (1'b1 |=> prop_weak_until(p,q)));
endproperty
```

says that formal argument property *p* must hold at every cycle up to, but not including, the first cycle at which formal argument property *q* holds. Formal argument property *q* is never required to hold, however. This example is useful if *p* must hold at every cycle after a complicated triggering condition encoded in sequence *s*, but the requirement on *p* is lifted by *q*:

```
property p2(s,p,q);
    s |=> prop_weak_until(p,q);
endproperty
```

More generally, several properties can be mutually recursive. For example:

```
property check_phase1;
```

```

    s1 | -> (phase1_prop and (1'b1 |=> check_phase2)) ;
endproperty

property check_phase2;
    s2 | -> (phase2_prop and (1'b1 |=> check_phase1)) ;
endproperty

```

There are four restrictions on recursive property declarations:

- RESTRICTION 1: You cannot apply the negation operator `not` to any property expression that instantiates a recursive property. In particular, you cannot assert the negation of a recursive property or use it in defining another property. Here are examples of illegal property declarations that violate Restriction 1:

```

property illegal_recursion_1(p) ;
    not prop_always(not p) ;
endproperty

property illegal_recursion_2(p) ;
    p and (1'b1 |=> not illegal_recursion_2(p)) ;
endproperty

```

Furthermore, you cannot apply `not` to any property expression that instantiates a property which depends on a recursive property. The precise definition of dependency is given in “[Formal Semantics of Concurrent Assertions](#)” on page 923.

- RESTRICTION 2: You cannot use the `disable iff` operator in the declaration of a recursive property. This restriction is consistent with the restriction that `disable iff` cannot be nested. Here is an example of an illegal property declaration that violates Restriction 2:

```

property illegal_recursion_3(p) ;
    disable iff (b)
    p and (1'b1 |=> illegal_recursion_3(p)) ;
endproperty

```

You can write the intent of `illegal_recursion_3` legally as:

```
property legal_3(p);
    disable iff (b) prop_always(p);
endproperty
```

because `legal_3` is not a recursive property.

- RESTRICTION 3: If p is a recursive property, then, in the declaration of p , every instance of p must occur after a positive advance in time. In the case of mutually recursive properties, all recursive instances must occur after positive advances in time.

Below is an example of an illegal property declaration that violates Restriction 3:

```
property illegal_recursion_4(p);
    p and (1'b1 |-> illegal_recursion_4(p));
endproperty
```

If this form were legal, the recursion would be stuck in time, checking p over and over again at the same cycle.

- RESTRICTION 4: For every recursive instance of property q in the declaration of property p , each actual argument expression of the instance satisfies at least one of the following conditions:
 - e is a formal argument of p .
 - No formal argument of p appears in e .
 - e is passed to a formal argument of q that is typed and the set of values for the type is bounded.

For example:

```
property p1(int i, j);
    (j == 7) or
```

```

(
    (i > 0) and
    ((a ##1 b) |-> p1(i+2, j))
);
endproperty

```

is a legal declaration, but:

```

property p1(int i, j);
    (j == 7) or
    (
        (i > 0) and
        ((a ##1 b) |-> p1(i+2, j+2))
    );
endproperty

```

is not legal because the second formal argument of *p1* is not typed, the actual argument expression *j+2* in the recursive instance *p1(i+2, j+2)* is not itself a formal argument of *p1*, and this actual argument expression has an appearance of the formal argument *j* of *p1*.

Recursive properties can represent complicated requirements, such as those associated with varying numbers of data beats, out-of-order completions, retries, etc. Below is an example of using a recursive property to check complicated conditions of this kind. Suppose that write data must be checked according to the following conditions:

- Acknowledgment of a write request is indicated by the signal `write_request` together with `write_request_ack`. When a write request is acknowledged, it gets a 4-bit tag, indicated by signal `write_request_ack_tag`. The tag is used to distinguish data beats for multiple write transactions occurring at the same time.

- It is understood that distinct write transactions occurring at the same time must be given distinct tags. For simplicity, this condition is not a part of what is checked in this example.
- Each write transaction can have between 1 and 16 data beats, and each data beat is 8 bits. There is a model of the expected write data that is available at acknowledgment of a write request. The model is a 128-bit vector. The most significant group of 8 bits represents the expected data for the first beat, the next group of 8 bits represents the expected data for the second beat (if there is a second beat), and so forth.
- Data transfer for a write transaction occurs after acknowledgment of the write request and, barring retry, ends with the last data beat. The data beats for a single write transaction occur in order.
- A data beat is indicated by the `data_valid` signal together with the signal `data_valid_tag` to determine the relevant write transaction. The signal `data` are valid with `data_valid` and carry the data for that beat. The data for each beat must be correct according to the model of the expected write data.
- The last data beat is indicated by signal `last_data_valid` together with `data_valid` and `data_valid_tag`. For simplicity, this example does not represent the number of data beats and does not check that `last_data_valid` is signaled at the correct beat.
- At any time after acknowledgment of the write request, but not later than the cycle after the last data beat, a write transaction can be forced to retry. Retry is indicated by the signal `retry` together with signal `retry_tag` to identify the relevant write transaction. If a write transaction is forced to retry, then its current data transfer is aborted, and the entire data transfer must be repeated. The transaction does not re-request, and its tag does not change.

- There is no limit on the number of times a write transaction can be forced to retry.
- A write transaction completes the cycle after the last data beat provided it is not forced to retry in that cycle.

Here is code to check these conditions:

```

property check_write;
  logic [0:127] expected_data;
  // local variable to sample model data
  logic [3:0] tag;
  // local variable to sample tag
  disable iff (reset)
  (
    write_request && write_request_ack,
    expected_data = model_data,
    tag = write_request_ack_tag
  )
  |=>
  check_write_data_beat(expected_data, tag, 4'h0);
endproperty

property check_write_data_beat
(
  expected_data,    // [0:127]
  tag,              // [3:0]
  i                // [3:0]
) ;

  first_match
  (
    ##[0:$]
    (
      (data_valid && (data_valid_tag == tag))
      ||
      (retry && (retry_tag == tag))
    )
  )
  | ->

```

```

(
(
    (data_valid && (data_valid_tag == tag))
    | ->
    (data == expected_data[i*8+:8])
)
and
(
    if (retry && (retry_tag == tag))
    (
        1'b1 | => check_write_data_beat(tag, expected_data, 4'h0)
    )
    else if (!last_data_valid)
    (
        1'b1 | => check_write_data_beat(tag, expected_data, i+4'h1)
    )
    else
    (
        ##1 (retry && (retry_tag == tag))
        | ->
        check_write_data_beat(tag, expected_data, 4'h0)
    )
)
);
endproperty

```

Finite-length Versus Infinite-length Behavior

The formal semantics in “[Formal Semantics of Concurrent Assertions](#)” on page 923 defines whether a given property holds on a given behavior. How the outcome of this evaluation relates to the design depends on the behavior that was analyzed. In dynamic verification, only behaviors that are finite in length are considered. In such a case, SystemVerilog defines four levels of satisfaction of a property:

- Holds strongly
 - No bad states have been seen.

- All future obligations have been met.
- The property will hold on any extension of the path.
- Holds (but does not hold strongly)
 - No bad states have been seen.
 - All future obligations have been met.
 - The property may or may not hold on a given extension of the path.
- Pending
 - No bad states have been seen.
 - Future obligations have not been met.
 - The property may or may not hold on a given extension of the path.
- Fails
 - A bad state has been seen.
 - Future obligations may or may not have been met.
 - The property will not hold on any extension of the path.

Nondegeneracy

It is possible to define sequences that can never be matched. For example:

```
(1'b1) intersect(1'b1 ##1 1'b1)
```

It is also possible to define sequences that admit only empty matches. For example:

`1'b1 [*0]`

A sequence that admits no match or that admits only empty matches is called degenerate. A sequence that admits at least one nonempty match is called nondegenerate. For more precise definition of nondegeneracy, see “[Formal Semantics of Concurrent Assertions](#)” on page 923.

The following restrictions apply:

1. Any sequence used as a property must be nondegenerate and must not admit any empty match.
2. Any sequence used as the antecedent of an overlapping implication (`| ->`) must be nondegenerate.
3. Any sequence used as the antecedent of a nonoverlapping implication (`| =>`) must admit at least one match. Such a sequence can admit only empty matches.

The reason for these restrictions is that the use of degenerate sequences in the forbidden ways results in counterintuitive property semantics, especially when the property is combined with a `disable iff` clause.

Multiclock Support

You can specify multiclock sequences and properties using the following syntax.

Multiclocked Sequences

Build multiclocked sequences by concatenating singly clocked subsequences using the single-delay concatenation operator `##1`. This operator is nonoverlapping and synchronizes between the clocks of the two sequences. The single delay indicated by `##1` is understood to be from the end point of the first sequence, which occurs at a tick of the first clock, to the nearest strictly subsequent tick of the second clock, where the second sequence begins.

For example, consider:

```
@(posedge clk0) sig0 ##1 @(posedge clk1) sig1
```

A match of this sequence starts with a match of `sig0` at `posedge clk0`. Then `##1` moves the time to the nearest strictly subsequent `posedge clk1`, and the match of the sequence ends at that point with a match of `sig1`.

If `clk0` and `clk1` are not identical, then the clocking event for the sequence changes after `##1`. If `clk0` and `clk1` are identical, then the clocking event does not change after `##1`, and the previous sequence is equivalent to the following singly clocked sequence:

```
@(posedge clk0) sig0 ##1 sig1
```

When concatenating differently clocked sequences, the maximal singly clocked subsequences can only admit nonempty matches. Thus, if `s1` and `s2` are sequence expressions with no clocking events, then the multiclocked sequence:

```
@(posedge clk1) s1 ##1 @(posedge clk2) s2
```

is legal only if neither `s1` nor `s2` can match the empty word. The clocking event `posedge clk1` applies throughout the match of `s1`, while the clocking event `posedge clk2` applies throughout the match of `s2`. Because the match of `s1` is nonempty, there is an end

point of this match at `posedge clk1`. The `##1` synchronizes between this end point and the first occurrence of `posedge clk2` strictly after it. That occurrence of `posedge clk2` is the start point of the match of `s2`.

The restriction that maximal singly clocked subsequences not match the empty word ensures that any multiclocked sequence has well-defined starting and ending clocking events and well-defined clock changes. If `clk1` and `clk2` are not identical, then the sequence:

```
@(posedge clk0) sig0 ##1 @(posedge clk1) sig1[*0:1]
```

is illegal because of the possibility of an empty match of `sig1 [*0:1]`, which would make ambiguous whether the ending clocking event is `posedge clk0` or `posedge clk1`.

You cannot combine differently clocked or multiclocked sequence operands with any sequence operators other than `##1`. For example, if `clk1` and `clk2` are not identical, then the following are illegal:

```
@(posedge clk1) s1 ##0 @(posedge clk2) s2  
@(posedge clk1) s1 ##2 @(posedge clk2) s2  
@(posedge clk1) s1 intersect @(posedge clk2) s2
```

Multiclocked Properties

As in the case of singly clocked properties, the result of evaluating a multiclocked property is either true or false. You can form multiclocked properties in a number of ways.

Multiclocked sequences are themselves multiclocked properties. For example:

```
@(posedge clk0) sig0 ##1 @(posedge clk1) sig1
```

is a multiclocked property. If a multiclocked sequence is evaluated as a property starting at some point, the evaluation returns true if, and only if, there is a match of the multiclocked sequence beginning at that point.

You can use the nonoverlapping implication operator $|=>$ freely to create a multiclocked property from an antecedent sequence and a consequent property that are differently clocked or multiclocked. The meaning of multiclocked nonoverlapping implication is similar to that of singly clocked nonoverlapping implication. For example, if `s0` and `s1` are sequences with no clocking event, then in:

```
@(posedge clk0) s0 |=> @(posedge clk1) s1  
|=> synchronizes between posedge clk0 and posedge clk1.  
Starting at the point at which VCS is evaluating the implication, for  
each match of s0 clocked by clk0, time is advanced from the end  
point of the match to the nearest strictly future occurrence of  
posedge clk1, and from that point there must exist a match of s1  
clocked by clk1.
```

The nonoverlapping implication operator $|=>$ can synchronize between the ending clock event of its antecedent and several leading clock events for subproperties of its consequent. For example, in:

```
@(posedge clk0) s0 |=> (@(posedge clk1) s1) and (@(posedge  
clk2) s2)  
|=> synchronizes between posedge clk0 and both posedge  
clk1 and posedge clk2.
```

Because synchronization between distinct clocks always requires strict advance of time, the two property building operators that require special care with multiple clocks are the overlapping implication | -> and if/if...else.

Because | -> overlaps the end of its antecedent with the beginning of its consequent, the clock for the end of the antecedent must be the same as the clock for the beginning of the consequent. For example, if clk0 and clk1 are not identical and s0, s1, and s2 are sequences with no clocking events, then:

```
@(posedge clk0) s0 | -> @(posedge clk1) s1 ##1 @(posedge clk2)  
s2
```

is illegal, but:

```
@(posedge clk0) s0 | -> @(posedge clk0) s1 ##1 @(posedge clk2)  
s2
```

is legal.

The if/if...else operators overlap the test of the Boolean condition with the beginning of the if clause property and, if present, the else clause property. Therefore, whenever using if or if...else, the if and else clause properties must begin on the same clock as the test of the Boolean condition. For example, if clk0 and clk1 are not identical and s0, s1, and s2 are sequences with no clocking events, then

```
@(posedge clk0) if (b) @(posedge clk0) s1
```

is legal, but:

```
@(posedge clk0) if (b) @(posedge clk0) s1  
else @(posedge clk1) s2
```

is illegal because the else clause property begins on a different clock from the if condition.

Clock Flow

Throughout this subclause, c and d denote clocking event expressions and v , w , x , y , and z denote sequences with no clocking events.

Clock flow allows the scope of a clocking event to extend in a natural way through various parts of multiclocked sequences and properties and reduces the number of places at which the same clocking event must be specified.

Intuitively, clock flow provides that in a multiclocked sequence or property, the scope of a clocking event flows left to right across linear operators (for example, repetition, concatenation, negation, implication) and distributes to the operands of branching operators (for example, conjunction, disjunction, intersection, `if...else`) until it is replaced by a new clocking event.

For example:

$@(c) \ x \ | => @ (c) \ y \ ##1 \ @ (d) \ z$

can be written more simply as:

$@(c) \ x \ | => y \ ##1 \ @ (d) \ z$

because clock c is understood to flow across $| =>$.

Clock flow eliminates the need to write clocking events in positions where the clock is not allowed to change. For example:

$@(c) \ x \ | -> @ (c) \ y \ ##1 \ @ (d) \ z$

can be written as:

$@(c) \ x \ | -> y \ ##1 \ @ (d) \ z$

to reinforce the restriction that the clock not change across $| ->$. Similarly,

$@(c) \text{ if } (b) @ (c) w \#\#1 @ (d) x \text{ else } @ (c) y \#\#1 @ (d) z$

can be written as:

$@(c) \text{ if } (b) w \#\#1 @ (d) x \text{ else } y \#\#1 @ (d) z$

to reinforce the restriction that the clock not change from the Boolean condition b to the beginnings of the `if` and `else` clause properties.

Clock flow also makes the adjointness relationships between concatenation and implication clean for multiclocked properties:

$@(c) x \#\#1 y | => @ (d) z$

is equivalent to:

$@(c) x | => y | => @ (d) z$

and

$@(c) x \#\#0 y | => @ (d) z$

is equivalent to:

$@(c) x | -> y | => @ (d) z$

The scope of a clocking event flows into parenthesized subexpressions and, if the subexpression is a sequence, also flows left to right across the parenthesized subexpression. However, the scope of a clocking event does not flow out of enclosing parentheses.

For example, in:

$@(c) w \#\#1 (x \#\#1 @ (d) y) | => z$

w, *x*, and *z* are clocked at *c*, and *y* is clocked at *d*. Clock *c* flows across $\#\#1$, across the parenthesized subsequence $(x \ \#\#1 @ (d) y)$, and across $| =>$. Clock *c* also flows into the parenthesized subsequence, but it does not flow through $@ (d)$. Clock *d* does not flow out of its enclosing parentheses.

As another example, in:

$@ (c) \ v \ | => (w \ \#\#1 @ (d) \ x) \text{ and } (y \ \#\#1 \ z)$

v, *w*, *y*, and *z* are clocked at *c*, and *x* is clocked at *d*. Clock *c* flows across $| =>$, distributes to both operands of the *and* (which is a property conjunction due to the multiple clocking), and flows into each of the parenthesized subexpressions. Within $(w \ \#\#1 @ (d) \ x)$, *c* flows across $\#\#1$ but does not flow through $@ (d)$. Clock *d* does not flow out of its enclosing parentheses. Within $(y \ \#\#1 \ z)$, *c* flows across $\#\#1$.

Similarly, the scope of a clocking event flows into an instance of a named property. The scope of a clocking event flows into an instance of a named sequence provided neither method *ended* nor method *matched* is applied to the instance of the sequence. The scope of a clocking event flows left to right across an instance of a sequence, regardless of whether method *ended* or method *matched* is applied. A clocking event in the declaration of a sequence or property does not flow out of an instance of that sequence or property.

The scope of a clocking event does not flow into the reset condition of *disable iff*.

Juxtaposing two clocking events nullifies the first of them; therefore, the two-clocking-event statement

$@ (d) \ @ (c) \ x$

is equivalent to:

```
@(c) x
```

because the flow of clock *d* is immediately overridden by clock *c*.

Examples

The following are examples of multiclock specifications.

- Unclocked sequence:

```
sequence s1;
    a ##1 b; // unclocked sequence
endsequence
sequence s2;
    c ##1 d; // unclocked sequence
endsequence
```

- Multiclock sequence:

```
sequence mult_s;
    @(posedge clk) a ##1 @(posedge clk1) s1 ##1
    @(posedge clk2) s2;
endsequence
```

- Property with a multiclock sequence:

```
property mult_p1;
    @(posedge clk) a ##1 @(posedge clk1) s1 ##1
    @(posedge clk2) s2;
endproperty
```

- Property with a named multiclock sequence:

```
property mult_p2;
    mult_s;
endproperty
```

- Property with multiclock implication:

```
property mult_p3;
    @(posedge clk) a ##1 @(posedge clk1) s1 |=>
    @(posedge clk2) s2;
endproperty
```

- Property with implication, where antecedent and consequent are named multiclocked sequences:

```
property mult_p6;
    mult_s |=> mult_s;
endproperty
```

- Property using clock flow and overlapped implication:

```
property mult_p7;
    @(posedge clk) a ##1 b | -> c ##1 @(posedge clk1) d;
endproperty
```

Here, a, b, and c are clocked at posedge clk.

- Property using clock flow and if...else:

```
property mult_p8;
    @(posedge clk) a ##1 b | ->
    if (c)
        (1 |=> @(posedge clk1) d)
    else
        e ##1 @(posedge clk2) f ;
endproperty
```

Here, a, b, c, e, and constant 1 are clocked at posedge clk.

Detecting and Using End Point of a Sequence in Multiclock Context

You can apply the `ended` method to detect the end point of a multiclocked sequence. You can also apply the `ended` method to detect the end point of a sequence from within a multiclocked sequence. In both cases, the ending clock of the sequence instance to which `ended` is applied must be the same as the clock in the context where the application of the `ended` method appears.

To detect the end point of a sequence when the clock of the source sequence is different from the destination sequence, use the `matched` method on the source sequenced. The end point of a sequence is reached whenever there is a match on its expression.

The syntax of the `matched` method is as follows:

```
sequence_instance.matched
```

`matched` is a method on a sequence that returns true or false. Unlike `ended`, `matched` synchronizes the two clocks by storing the result of the source sequence match until the arrival of the first destination clock tick after the match. The result of `matched` does not depend on the starting point of the source sequence. Like `ended`, you can use `matched` on sequences that have formal arguments.

An example is shown below:

```
sequence e1(a,b,c);
  @(posedge clk) $rose(a) ##1 b ##1 c ;
endsequence
sequence e2;
  @(posedge sysclk) reset ##1 inst ##1
e1(ready,proc1,proc2).matched [->1]
  ##1 branch_back;
```

```
endsequence
```

In this example, VCS evaluates source sequence `e1` at clock `clk`, and evaluates the destination sequence `e2` at clock `sysclk`. In `e2`, the end point of the instance `e1(ready, proc1, proc2)` is tested to occur sometime after the occurrence of `inst`. Notice that the `matched` method only tests for the end point of `e1(ready, proc1, proc2)` and has no bearing on the starting point of `e1(ready, proc1, proc2)`.

Sequence Methods

There are three methods available to identify the end point of a sequence: `ended`, `triggered`, and `matched`. You invoke these methods using the following syntax:

```
sequence_instance.sequence_method
```

The results of these operations are true or false and do not depend upon the starting point of the match of their operand sequence. You can invoke these methods on sequences with formal arguments.

Note:

VCS does not support use of the `matched` and `ended` methods in the context of local variables.

The value of method `ended` evaluates to true if the given sequence has reached its end point at that time, and false otherwise. VCS sets the `ended` status of the sequence in the Observe region and keeps it through the Observe region. This method can only be used to detect the end point of a sequence used in another sequence. It is an error if this method is used in a `disable iff` Boolean expression for properties. There can be no circular dependencies between sequences induced by the use of `ended`.

The value of the `triggered` method evaluates to true if the given sequence has reached its end point at that time, and false otherwise. VCS sets the `triggered` status of the sequence in the Observe region and keeps it through the remainder of the time step. You can only use this method in wait statements or Boolean expressions (see “[Level-sensitive Sequence Controls](#)” on page 257) outside of sequence context or in the `disable iff` Boolean expression for properties. It is an error to invoke this method on sequences that treat their formal arguments as local variables. A sequence treats its formal argument as a local variable if the formal argument is used as an lvalue in the `operator_assignment` or `inc_or_dec_expression` in `sequence_match_item`.

Unlike `ended` and `triggered`, `matched` synchronizes two clocks by storing the result of the source sequence until the arrival of the first clock tick of the destination sequence after the match. VCS sets the `matched` status of the sequence in the Observe region and keeps it until the Observe region following the arrival of the first clock tick of the destination sequence after the match. You use this method to detect the end point of a sequence used in a multiclocked sequence. Like `ended`, `matched` can only be used in sequence expressions.

It is an error to use sequence methods in sampled value functions (see “[Sampled Value Functions](#)” on page 510) because the values of sequence methods are not available in the Preponed region.

An example of using the above methods on a sequence is shown below:

```
sequence e1;
    @(posedge sysclk) $rose(a) ##1 b ##1 c;
endsequence
sequence e2;
    @(posedge sysclk) reset ##1 inst ##1 e1.ended ##1
```

```

branch_back;
endsequence
sequence e3;
    @(posedge clk) reset1 ##1 e1.matched ##1 branch_back1;
endsequence

program check;
    initial begin
        wait (e1.triggered || e2.triggered);
        if (e1.triggered)
            $display("e1 passed");
        if (e2.triggered)
            $display("e2 passed");
        L2: ...
    end
endprogram

```

In the example above, sequence `e2` tests for the end point of sequence `e1` using the `ended` method because both sequences use the same clock. The sequence `e3` tests for the end point of sequence `e1` using the `matched` method because `e1` and `e3` use different clocks. The `initial` block in the program waits for the end point of either `e1` or `e2`. When either `e1` or `e2` evaluates to true, the `wait` statement unblocks the initial process. The process then displays the sequence that caused it to unblock, and continues to execute at the statement labeled `L2`.

For more information about sequence methods, see “[Level-sensitive Sequence Controls](#)” on page 257, “[Detecting and Using End Point of a Sequence](#)” on page 530, and “[Detecting and Using End Point of a Sequence in Multiclock Context](#)” on page 575.

Concurrent Assertions

VCS never evaluates a property on its own for checking an expression. The property must be used within a verification statement for this to occur. A verification statement states the verification function to be performed on the property. The verification statement can be one of the following:

- `assert` to specify the property as a checker to ensure that the property holds for the design
- `assume` to specify the property as an assumption for the environment
- `cover` to monitor the property evaluation for coverage

You can specify a concurrent assertion statement in any of the following:

- An `always` block or `initial` block as a statement, wherever these blocks can appear
- A module
- An interface
- A program

The syntax for a concurrent assertion statement is:

Figure 17-31 Concurrent assert construct syntax (excerpt from “[Formal Syntax](#)” on page 843)

```

procedural_assertion_statement ::=           //See "Assertion Statements" on page 874
    concurrent_assertion_statement
    | immediate_assert_statement
concurrent_assertion_item ::= [ block_identifier : ] concurrent_assertion_statement //See "Assertion Declarations" on page 860
concurrent_assertion_statement ::=           assert_property_statement
    | assume_property_statement
    | cover_property_statement
assert_property_statement ::=               assert property ( property_spec ) action_block
cover_property_statement ::=               cover property ( property_spec ) statement_or_null

```

You can reference the `assert`, `assume`, or `cover` statements by their optional names. And you can use a hierarchical name consistent with SystemVerilog naming conventions. When you don't specify a name, VCS assigns a name to the statement for reporting purposes. For more information about assertion control system tasks, see [“Assertion Control System Tasks” on page 671](#).

Assert Statement

Use the `assert` statement to enforce a property as a checker. When the `property` for the `assert` statement is evaluated to be true, VCS executes the `pass` statements of the `action_block`. Otherwise, it executes the `fail` statements of the `action_block`. For example:

```

property abc(a,b,c);
    disable iff (a==2) @(posedge clk) not (b ##1 c);
endproperty

env_prop: assert property (abc(rst,in1,in2))
$display("env_prop passed.");

```

```
else $display("env_prop failed.");
```

When no action is needed, specify a null statement (;). If you don't specify a statement for the `else`, VCS uses `$error` as the statement when the assertion fails.

The `action_block` cannot include any concurrent `assert`, `assume`, or `cover` statement. However, the `action_block` can contain immediate assertion statements.

VCS executes the pass and fail statements of an `assert` statement in the Reactive region. The regions of execution are explained in the scheduling semantics in “[Scheduling Semantics](#)” on page 219.

Assume Statement

Use the `assume` statement to specify that properties be considered as assumptions for formal analysis and dynamic simulation tools. When a property is assumed, the tools constrain the environment so that the property holds.

For formal analysis, there is no obligation to verify that the assumed properties hold. An assumed property can be considered as a hypothesis to prove the asserted properties.

For simulation, the environment must be constrained so that the assumed properties hold. Like an `assert` property, VCS checks `assume` properties and reports them if they fail. There is no requirement to report successes of assumed properties.

Additionally, for random simulation, biasing on the inputs provides a way to make random choices. An expression can be associated with biasing as shown below.

```

property proto;
  @(posedge clk) req | -> req[*1:$] ##0 ack;
endproperty

```

This is equivalent to the following:

```

a1_assertion:assert property ( @(posedge clk)
req inside {0, 1} );
property proto_assertion;
  @(posedge clk) req | -> req[*1:$] ##0 ack;
endproperty

```

In the previous example, signal `req` is specified with distribution in assumption `a1` and is converted to an equivalent assertion `a1_assertion`.

Properties that are assumed hold in the same way with or without biasing. When using an `assume` statement for random simulation, the biasing simply provides a means to select values of free variables, according to the specified weights, when there is a choice of selection at a particular time.

Consider an example specifying a simple synchronous request and acknowledge protocol, where variable `req` can be raised at any time and must stay asserted until `ack` is asserted. In the next clock cycle, both `req` and `ack` must be deasserted.

Properties governing `req` are as follows:

```

property pr1;
  @(posedge clk) !reset_n | -> !req;
// when reset_n is asserted (0), keep req 0
endproperty
property pr2;
  @(posedge clk) ack | => !req;
// one cycle after ack, req must be deasserted
endproperty
property pr3;

```

```

@(posedge clk) req | -> req[*1:$] ##0 ack;
// hold req asserted until and including ack asserted
endproperty

```

Properties governing ack are as follows:

```

property pa1;
    @(posedge clk) !reset_n || !req | -> !ack;
endproperty
property pa2;
    @(posedge clk) ack | => !ack;
endproperty

```

When verifying the behavior of a protocol controller that has to respond to requests on req, assertions *assert_ack1* and *assert_ack2* should be proven while assuming that statements *a1*, *assume_req1*, *assume_req2*, and *assume_req3* hold at all times.

```

assume_req1:assume property (pr1);
assume_req2:assume property (pr2);
assume_req3:assume property (pr3);
assert_ack1:assert property (pa1)
    else $display("\n ack asserted while req is still
deasserted");
assert_ack2:assert property (pa2)
    else $display("\n ack is extended over more than one
cycle");

```

The assume statement does not provide an action block, as the actions for an assumption serve no purpose.

Cover Statement

To monitor sequences and other behavioral aspects of the design for coverage, you use the same syntax with the cover statement. VCS gathers information about the evaluation and reports the results at

the end of simulation. When the property for the `cover` statement is successful, the pass statements can specify a coverage function, such as monitoring all paths for a sequence. The pass statement cannot include any concurrent `assert`, `assume`, or `cover` statement.

Coverage results are divided into two categories: coverage for properties and coverage for sequences.

For sequence coverage, the statement appears as follows:

```
cover property ( sequence_expr ) statement_or_null
```

The coverage results statement for a property contain the following information:

- Number of attempts
- Number of successes
- Number of failures
- Number of vacuous successes

In addition, VCS executes `statement_or_null` every time a property succeeds.

VCS applies vacuity rules only when you use the implication operator. A property succeeds nonvacuously only if the consequent of the implication contributes to the success.

Coverage results for a sequence include the following:

- Number of attempts
- Number of matches (each attempt can generate multiple matches)

In addition, VCS executes `statement_or_null` for every match. If there are multiple matches at the same time, the statement gets executed multiple times, one for each match.

Using Concurrent Assertion Statements Outside of Procedural Code

You can use a concurrent assertion statement outside of a procedural context. It can be used within a module, interface, or program. A concurrent assertion statement is an `assert`, `assume`, or `cover` statement. Concurrent assertion statements use *always* semantics.

The following two forms are equivalent:

```
assert property ( property_spec ) action_block  
always assert property ( property_spec ) action_block;
```

Similarly, the following two forms are equivalent:

```
cover property ( property_spec ) statement_or_null  
always cover property ( property_spec ) statement_or_null
```

For example:

```
module top(input bit clk);  
    logic a,b,c;  
    property rule3;  
        @(posedge clk) a | -> b ##1 c;  
    endproperty  
    a1: assert property (rule3);  
    ...  
endmodule
```

Here, `rule3` is a property declared in module `top`. The `assert` statement `a1` starts checking the property from the beginning to the end of simulation. VCS always checks the property. Similarly:

```
module top(input bit clk);
    logic a,b,c;
    sequence seq3;
        @(posedge clk) b ##1 c;
    endsequence
    c1: cover property (seq3);
    ...
endmodule
```

The `cover` statement `c1` starts coverage of the sequence `seq3` from the beginning to the end of simulation. VCS always monitors the sequence for coverage.

Embedding Concurrent Assertions in Procedural Code

You can also embed a concurrent assertion statement in a procedural block. For example:

```
property rule;
    a ##1 b ##1 c;
endproperty

always @(posedge clk) begin
    <statements>
    assert property (rule);
end
```

If the statement appears in an `always` block, VCS always monitors the property. If the statement appears in an `initial` block, VCS only monitors on the first clock tick. VCS makes two inferences from the procedural context: the clock from the event control of an

always block and the enabling conditions. VCS infers a clock if the statement is placed in an always or initial block with an event control abiding by the following rules:

- The clock to be inferred must be placed as the first term of the event control as an edge specifier (*posedge expression* or *negedge expression*).
- The variables in *expression* must not be used anywhere in the always or initial block.

For example:

```
property r1;
    q != d;
endproperty
always @(posedge mclk) begin
    q <= d1;
    r1_p: assert property (r1);
end
```

You can check the above property by writing statement *r1_p* outside the always block and declaring the property with the clock as follows:

```
property r1;
    @ (posedge mclk) q != d;
endproperty
always @(posedge mclk) begin
    q <= d1;
end
r1_p: assert property (r1);
```

If you explicitly specify the clock with a property, it must be identical to the inferred clock, as shown below:

```
property r2;
    @ (posedge mclk) (q != d);
endproperty
always @(posedge mclk) begin
```

```

    q <= d1;
    r2_p: assert property (r2);
end

```

In the above example, `(posedge mclk)` is the clock for property `r2`.

Another inference VCS makes from the context is the enabling condition for a property. Such derivation takes place when a property is placed in an `if...else` block or a `case` block. VCS uses the enabling condition assumed from the context as the antecedent of the property.

```

property r3;
  @(posedge mclk) (q != d);
endproperty
always @(posedge mclk) begin
  if (a) begin
    q <= d1;
    r3_p: assert property (r3);
  end
end

```

The previous example is equivalent to the following:

```

property r3;
  @(posedge mclk) a | -> (q != d);
endproperty
r3_p: assert property (r3);
always @(posedge mclk) begin
  if (a) begin
    q <= d1;
  end
end

```

Similarly, VCS infers the enabling condition from `case` statements, as shown in this next example:

```

property r4;
  @(posedge mclk) (q != d);

```

```

endproperty
always @(posedge mclk) begin
    case (a)
        1: begin      q <= d1;
            r4_p: assert property (r4);
        end
        default: q1 <= d1;
    endcase
end

```

The previous example is equivalent to the following:

```

property r4;
    @(posedge mclk) (a==1) | -> (q != d);
endproperty
r4_p: assert property (r4);
always @(posedge mclk) begin
    case (a)
        1: begin q <= d1;
        end
        default: q1 <= d1;
    endcase
end

```

VCS infers the enabling condition from procedural code inside an **always** or **initial** block, with the following restrictions:

- There must not be a preceding statement with a timing control.
- A preceding statement cannot invoke a task call that contains a timing control on any statement.
- The concurrent assertion statement cannot be placed in a looping statement, immediately, or in any nested scope of the looping statement.

Clock Resolution

There are several ways you can specify a clock for a property:

- Sequence instance with a clock. For example:

```
sequence s2; @(posedge clk) a ##2 b; endsequence
property p2; not s2; endproperty
assert property (p2);
```

- Property. For example:

```
property p3; @(posedge clk) not (a ##2 b); endproperty
assert property (p3);
```

- Contextually inferred clock from a procedural block. For example:

```
always @(posedge clk) assert property (not (a ##2 b));
```

- A clocking block. For example:

```
clocking master_clk @(posedge clk);
  property p3; not (a ##2 b); endproperty
endclocking
assert property (master_clk.p3);
```

- Default clock. For example:

```
default clocking master_clk ;
// master clock as defined above
property p4; (a ##2 b); endproperty
assert property (p4);
```

In general, a clocking event applies throughout its scope except where superseded by an inner clocking event, as with clock flow in multiclocked sequences and properties. The following rules apply:

1. In a module, interface, or program with a default clocking event, VCS treats a concurrent assertion statement that has no otherwise specified leading clocking event as though the default clocking event had been written explicitly as the leading clocking event. The default clocking event does not apply to a sequence or property declaration except when the declaration appears in a clocking block whose clocking event is the default.
2. The following rules apply within a clocking block:
 - No explicit clocking event is allowed in any property or sequence declaration within the clocking block. VCS treats all sequence and property declarations within the clocking block as though the clocking event of the clocking block had been written explicitly as the leading clocking event.
 - Multiclocked sequences and properties are not allowed within the clocking block.
 - If a named sequence or property that is declared outside the clocking block is instantiated within the clocking block, the instance must be singly clocked and its clocking event must be identical to that of the clocking block.
3. A contextually inferred clocking event from a procedural block supersedes a default clocking event. VCS treats the contextually inferred clocking event as though it had been written as the leading clocking event of any concurrent assertion statement to which the inferred clock applies. The maximal property of such a concurrent assertion statement must be singly clocked, and the clocking event, if specified otherwise, must be identical to the contextually inferred clocking event.
4. An explicitly specified leading clocking event in a concurrent assertion statement supersedes a default clocking event.

5. A multiclocked sequence or property can inherit the default clocking event as its leading clocking event. If a multiclocked property is the maximal property of a concurrent assertion statement, then the property must have a unique semantic leading clock (see “Clock Resolution in Multiclocked Properties” on page 595).
6. If a concurrent assertion statement has no explicit leading clocking event, there is no default clocking event, and no contextually inferred clocking event applies to the assertion statement, then the maximal property of the assertion statement must be an instance of a sequence or property for which a unique leading clocking event is determined.

Below are two example modules illustrating the application of these rules with some legal and illegal declarations, as indicated by the comments.

```
module examples_with_default (input logic a, b, c, clk);

property q1;
    $rose(a) | -> ##[1:5] b;
endproperty

property q2;
    @(posedge clk) q1;
endproperty

default clocking posedge_clk @(posedge clk);
property q3;
    $fell(c) | => q1;
    // legal: q1 has no clocking event
endproperty

property q4;
    $fell(c) | => q2;
    // legal: q2 has clocking event identical to that of
    // the clocking block
endproperty
```

```

sequence s1;
    @(posedge clk) b[*3];
// illegal: explicit clocking event in clocking block
    endsequence
endclocking

property q5;
    @(negedge clk) b[*3] |=> !b;
endproperty

always @(negedge clk)
begin
    a1: assert property ($fell(c) |=> q1);
// legal: contextually inferred leading clocking event,
// @(negedge clk)
    a2: assert property (posedge_clk.q4);
// illegal: clocking event of posedge_clk.q4 not identical
// to contextually inferred leading clocking event
    a3: assert property ($fell(c) |=> q2);
// illegal: multiclocked property with contextually
// inferred leading clocking event
    a4: assert property (q5);
// legal: contextually inferred leading clocking event,
// @(negedge clk)
    end

property q6;
    q1 and q5;
endproperty

a5: assert property (q6);
// illegal: default leading clocking event, @(posedge clk),
// but semantic leading clock is not unique
    a6: assert property ($fell(c) |=> q6);
// legal: default leading clocking event, @(posedge clk),
// is the unique semantic leading clock

sequence s2;
    $rose(a) ##[1:5] b;
endsequence

```

```

c1: cover property (s2);
// legal: default leading clocking event, @(posedge clk)
c2: cover property (@(negedge clk) s2);
// legal: explicit leading clocking event,
// @ (negedge clk)

endmodule

module examples_without_default (input logic a, b, c, clk);

property q1;
    $rose(a) |-> ##[1:5] b;
endproperty

property q5;
    @(negedge clk) b[*3] |=> !b;
endproperty

property q6;
    q1 and q5;
endproperty

a5: assert property (q6);
    // illegal: no leading clocking event
a6: assert property ($fell(c) |=> q6);
    // illegal: no leading clocking event

sequence s2;
    $rose(a) ##[1:5] b;
endsequence

c1: cover property (s2);
    // illegal: no leading clocking event
c2: cover property (@(negedge clk) s2);
    // legal: explicit leading clocking event,
// @ (negedge clk)

sequence s3;
    @(negedge clk) s2;
endsequence

c3: cover property (s3);

```

```

    // legal: leading clocking event, @(negedge clk),
    // determined from declaration of s3
c4: cover property (s3 ##1 b);
    // illegal: no default, inferred, or explicit leading
    // clocking event and maximal property is not an instance

endmodule

```

Clock Resolution in Multiclocked Properties

Throughout this subclause, s , s_1 , and s_2 denote sequences without clocking events; p , p_1 , and p_2 denote properties without clocking events; m , m_1 , and m_2 denote multiclocked sequences, q , q_1 , and q_2 denote multiclocked properties; and c , c_1 , and c_2 denote nonidentical clocking event expressions.

Note:

You cannot use a `clocking` block instance as a clock in multiclocked properties.

Due to clock flow, juxtaposition of two clocks nullifies the first. This and the nesting of clocking events within other property building operators mean that there are subtleties in the general interpretation of the restrictions about where the clock can change in multiclocked properties. For example:

`@(c) s | -> @(c) (p and @(c1) p1)`

appears legal because the antecedent is clocked by c and the consequent begins syntactically with the clocking event `@(c)`. However, the consequent sequence is equivalent to:

`(@(c) p) and (@(c1) p1)`

and `| ->` cannot synchronize between clock c from the antecedent and clock c_1 from the second conjunct of the consequent.

Similarly:

$\text{@}(c) \ s \ | -> \ \text{@}(c_1) \ (\text{@}(c) \ p)$

appears illegal due to the apparent clock change from c to c_1 across $| ->$. However, it is legal, although arguably misleading in style, because the consequent property is equivalent to $\text{@}(c) \ p$.

This subclause gives a more precise treatment of the restrictions on multiclocked use of $| ->$ and `if/if...else` than the intuitive discussion in “[Multiclock Support](#)” on page 565. The present treatment depends on the notion of the set of semantic leading clocks for a multiclocked sequence or property.

Some sequences and properties have no explicit leading clock event. Their initial clocking event is inherited from an outer clocking event according to the flow of clocking event scope. In this case, the semantic leading clock is said to be *inherited*. For example, in the property:

$\text{@}(c) \ s \ | => \ p \ \text{and} \ \text{@}(c_1) \ p_1$

the semantic leading clock of the subproperty p is inherited because the initial clock of p is the clock that flows across $| =>$.

A multiclocked sequence has a unique semantic leading clock, defined inductively as follows:

- The semantic leading clock of s is inherited.
- The semantic leading clock of $\text{@}(c) \ s$ is c .
- If inherited is the semantic leading clock of m , then the semantic leading clock of $\text{@}(c) \ m$ is c . Otherwise, the semantic leading clock of $\text{@}(c) \ m$ is equal to the semantic leading clock of m .

- The semantic leading clock of (m) is equal to the semantic leading clock of m .
- The semantic leading clock of $m_1 \# \# 1 m_2$ is equal to the semantic leading clock of m_1 .

The set of semantic leading clocks of a multiclocked property is defined inductively as follows:

- The set of semantic leading clocks of m is $\{c\}$, where c is the unique semantic leading clock of m .
- The set of semantic leading clocks of p is $\{\text{inherited}\}$.
- If inherited is an element of the set of semantic leading clocks of q , then VCS obtains the set of semantic leading clocks of $@(c) q$ from the set of semantic leading clocks of q by replacing inherited with c . Otherwise, the set of semantic leading clocks of $@(c) q$ is equal to the set of semantic leading clocks of q .
- The set of semantic leading clocks of (q) is equal to the set of semantic leading clocks of q .
- The set of semantic leading clocks of $\text{not } q$ is equal to the set of semantic leading clocks of q .
- The set of semantic leading clocks of q_1 and q_2 is the union of the set of semantic leading clocks of q_1 with the set of semantic leading clocks of q_2 .
- The set of semantic leading clocks of q_1 or q_2 is the union of the set of semantic leading clocks of q_1 with the set of semantic leading clocks of q_2 .
- The set of semantic leading clocks of $m | -> p$ is equal to the set of semantic leading clocks of m .

- The set of semantic leading clocks of $m \mid => p$ is equal to the set of semantic leading clocks of m .
- The set of semantic leading clocks of `if (b) q` is $\{inherited\}$.
- The set of semantic leading clocks of `if (b) q1 else q2` is $\{inherited\}$.
- The set of semantic leading clocks of a property instance is equal to the set of semantic leading clocks of the multiclocked property obtained from the body of its declaration by substituting in actual arguments.

For example, the multiclocked sequence:

`@(c1) s1 ##1 @(c2) s2`

has c_1 as its unique semantic leading clock, while the multiclocked property:

`not (p1 and (@(c2) p2)`

has $\{inherited, c_2\}$ as its set of semantic leading clocks.

In the presence of an incoming outer clock, the inherited semantic leading clock refers to the incoming outer clock. Therefore, the clocking of a property q in the presence of incoming outer clock c is equivalent to the clocking of the property `@(c) q`.

The rules for using multiclocked overlapping implication and `if...else` in the presence of an incoming outer clock can now be stated more precisely.

1. Multiclocked overlapping implication.

Let c be the incoming outer clock. Then the clocking of $m \mid -> q$ is equivalent to the clocking of `@(c) m` $\mid -> q$.

In the presence of the incoming outer clock, m has a well-defined ending clock, and there is a well-defined clock that flows across $| - >$. The multiclocked overlapped implication $m | - > q$ is legal for incoming clock c if, and only if, the following two conditions are met:

- Every explicit semantic leading clock of q is identical to the ending clock of m .
- If *inherited* is a semantic leading clock of q , then the ending clock of m is equal to the clock that flows across $| - >$.

For example:

$@(c) \ s \ | - > p_1 \text{ or } @ (c_2) \ p_2$

is not legal because the ending clock of the antecedent is c , while the consequent has c_2 as an explicit semantic leading clock.

Also,

$@(c) \ s \ ##1 \ (@(c_1) \ s_1) \ | - > p$

is not legal because the set of semantic leading clocks of p is *{inherited}*, the ending clock of the antecedent is c_1 , and the clock that flows across $| - >$ and is inherited by p is c .

On the other hand:

$@(c) \ s \ | - > p_1 \text{ or } @ (c) \ p_2$
and

$@(c) \ s \ ##1 \ (@(c_1) \ s_1) \ | - > p_1 \text{ or } @ (c_1) \ p_2$

are both legal.

2. Multiclocked if/if...else

Let c be the incoming outer clock. Then the clocking of $\text{if } (b) q_1 [\text{else } q_2]$ is equivalent to the clocking of:

```
@(c) if (b) q1 [ else q2 ]
```

The Boolean condition b is clocked by c ; therefore, the multiclocked if/if...else $\text{if } (b) q_1 [\text{else } q_2]$ is legal for incoming clock c if, and only if, every explicit semantic leading clock of q_1 [**or** q_2] is identical to c . For example:

```
@(c) if (b) p1 else @(c) p2
```

is legal, but:

```
@(c) if (b) @(c) (p1 and @(c2) p2)
```

is not.

Binding Properties to Scopes or Instances

To facilitate verification separate from design, you can specify properties in separate files and bind them to specific modules or instances. Binding provides the following advantages:

- It allows you to verify designs with minimal changes to the design code and files.
- It provides a convenient mechanism to attach verification intellectual property (VIP) to a design module or an instance.

- Binding does not introduce any semantic changes to the assertions themselves. It is equivalent to writing properties external to a module, using hierarchical path names.

With this feature, you can bind a module, interface, or program instance to a module or a module instance.

The syntax of the `bind` construct is as follows:

Figure 17-32 Bind construct syntax (excerpt from “Formal Syntax” on page 843)

```

bind_directive ::=           //See "Module Items" on page 847
    bind bind_target_scope [: bind_target_instance_list] bind_instantiation ;
|       bind bind_target_instance bind_instantiation ;
bind_target_scope ::= 
    module_identifier
| interface_identifier
bind_target_instance ::= 
    hierarchical_identifier constant_bit_select
bind_target_instance_list ::= 
    bind_target_instance { , bind_target_instance }
bind_instantiation ::= 
    program_instantiation
| module_instantiation
| interface_instantiation

```

You can specify the `bind` directive in any of the following:

- Module
- Interface
- Compilation-unit scope

There are two forms of `bind` syntax. In the first form, `bind_target_scope` specifies a target scope into which the `bind_instantiation` should be inserted. Possible target scopes include

module, program, and interface declarations. In the absence of a bind_target_instance_list, VCS inserts the bind_instantiation into all instances of the specified target scope, designwide. If a bind_target_instance_list is present, VCS only inserts the bind_instantiation into the specified instances of the target scope. The bind_instantiation is effectively a complete program, module, or interface instantiation statement.

You can use the second form of bind syntax to specify a single instance into which the bind_instantiation should be inserted. If you use this second form of bind syntax and the bind_target_instance identifier resolves to both an instance name and a module name, binding occurs only to the specified instance.

Here is an example that shows how to bind a program instance to a module:

```
bind cpu fpu_props fpu_rules_1(a,b,c);
```

where:

- `cpu` is the name of the target module.
- `fpu_props` is the name of the program to be instantiated.
- `fpu_rules_1` is the program instance name to be created in the target scope.
- An instance named `fpu_rules_1` is instantiated in every instance of module `cpu`.

The first three ports of program `fpu_props` get bound to objects `a`, `b`, and `c` in module `cpu` (these objects are viewed from module `cpu`'s point of view, and they are completely distinct from any objects named `a`, `b`, and `c` that are visible in the scope that contains the bind directive).

Binding to a module or interface instance works the same way as described for programs. For example:

```
interface range (input clk,enable, input int
minval,expr);
    property crange_en;
        @(posedge clk) enable |-> (minval <= expr);
    endproperty
    range_chk: assert property (crange_en);
endinterface
```

```
bind cr_unit range r1(c_clk,c_en,v_low,(in1&&in2));
```

In this example, interface `range` is instantiated in the module `cr_unit`. Effectively, every instance of module `cr_unit` contains the interface instance `r1`.

The *bind_instantiation* portion of the `bind` statement allows the complete range of SystemVerilog instantiation syntax. In other words, both parameter and port associations may appear in the *bind_instantiation*. All actual ports and parameters in the *bind_instantiation* refer to objects from the viewpoint of the *bind_target_instance*.

When an instance is bound into a target scope, the effect is the same as if the instance was present at the very end of the target scope. In other words, all declarations present in the target scope are visible to the bound instance.

If multiple `bind` statements are present in a given scope, the order of those statements is not important.

Here is an example of a module containing a `bind` statement with complex instantiation syntax. All identifiers in the bind instantiation are referenced from the bind target's point of view in the overall design hierarchy.

```
bind targetmod
mycheck #(.param1(const4), .param2(8'h44))
i_mycheck(.*, .p1(f1({v1, 1'b0, b1.c}, v2 & v3)),
.p2(top.v4));
```

If any controlling configuration library mapping is in effect when a **bind** statement is encountered, the mapping associated with the **bind** statement influences the elaboration of the **bind_instantiation** statement. In all cases, VCS ignores library mapping associated with the **bind_target_instance** during elaboration of the **bind_instantiation**.

It is an error to use noninstance-based binding if the design contains more than one variation of the target module, program, or interface. This can occur in the presence of configuration library mapping or nonstandard functionality such as provided by the ``uselib` directive. In such cases, you must use instance-based binding syntax to disambiguate between the multiple variations of the target.

Any `defparam` statement located at a lower level of the **bind_instantiation**'s hierarchy must not extend influence outside the scope of that local hierarchy.

You cannot use hierarchical references to a **bind_instantiation**'s parameters outside the instantiation in any context that requires a constant expression. Examples of such contexts include type descriptions and generate conditions.

It is legal for more than one **bind** statement to bind a **bind_instantiation** into the same target scope. However, it is an error for a **bind_instantiation** to introduce an instance name that clashes with another name in the module name space of the target scope (see “[Name Spaces](#)” on page 620). This applies to pre-existing

names and instance names introduced by other bind statements. The latter situation occurs if the design contains more than one instance of a module containing a bind statement.

It is an error for a *bind* statement to bind a bind_instantiation underneath the scope of another bind_instantiation.

Expect Statement

The expect statement is a procedural blocking statement that allows waiting on a property evaluation. The expect statement accepts a named property or a property declaration. The expect syntax is:

Figure 17-33 Expect statement syntax (excerpt from “Formal Syntax” on page 843)

```
expect_property_statement ::=           //See "Assertion Declarations" on page 860
    expect ( property_spec ) action_block
```

The expect statement accepts the same syntax used to assert a property. An expect statement causes the executing process to block until the given property succeeds or fails. VCS schedules the statement following the expect to execute after processing the Observe region in which the property completes its evaluation. When the property succeeds or fails, the process unblocks, and the property stops being evaluated (that is, no property evaluation is started until that expect statement is executed again).

You can use expect statements in any procedural code, including tasks or class methods. Because expect is a blocking statement, the property can refer to automatic variables as well as static

variables. For example, the task below waits between 1 and 10 clock ticks for the variable `data` to equal a particular value, which is specified by the automatic argument value. The second argument, `success`, is used to return the result of the `expect` statement: 1 for success and 0 for failure.

```
integer data;
...
task automatic wait_for( integer value, output bit success );
    expect( @(posedge clk) ##[1:10] data == value ) success = 1;
    else success = 0;
endtask

initial begin
    bit ok;
    wait_for( 23, ok ); // wait for the value 23
    ...
end
```

Clocking Blocks and Concurrent Assertions

If a variable used in a concurrent assertion is a clocking block variable, VCS samples that variable only in the clocking block.

Examples:

```
module A;
    logic a, clk;

    clocking cb_with_input @(posedge clk);
        input a;
        property p1;
            a;
        endproperty
    endclocking

    clocking cb_without_input @(posedge clk);
```

```

property p1;
    a;
endproperty
endclocking

property p1;
    @(posedge clk) a;
endproperty

property p2;
    @(posedge clk) cb_with_input.a;
endproperty


a1: assert property (p1);
a2: assert property (cb_with_input.p1);
a3: assert property (p2);
a4: assert property (cb_without_input.p1);

endmodule

```

[Figure 17-34](#) explains the behavior of all the assertions. In the previous example, a1, a2, a3, and a4 are equivalent.

Figure 17-34 Clocking blocks and concurrent assertion



Assertions

608

18

Coverage

Functional verification comprises a large portion of the resources required to design and validate a complex system. Often, the validation must be comprehensive without redundant effort. To minimize wasted effort, coverage is used as a guide for directing verification resources by identifying tested and untested portions of the design.

Coverage is defined as the percentage of verification objectives that have been met. It is used as a metric for evaluating the progress of a verification project in order to reduce the number of simulation cycles spent in verifying a design.

Broadly speaking, there are two types of coverage metrics: those that can be automatically extracted from the design code, such as code coverage, and those that are user-specified in order to tie the

verification environment to the design intent or functionality. The latter form is referred to as functional coverage and is the topic of this chapter.

Functional coverage is a user-defined metric that measures how much of the design specification, as enumerated by features in the test plan, has been exercised. It can be used to measure whether interesting scenarios, corner cases, specification invariants, or other applicable design conditions—captured as features of the test plan—have been observed, validated, and tested.

The key aspects of functional coverage are as follows:

- It is user-specified and is not automatically inferred from the design.
- It is based on the design specification (its intent) and is thus independent of the actual design code or its structure.

Because it is fully specified by the user, functional coverage requires more up-front effort (someone has to write the coverage model). Functional coverage also requires a more structured approach to verification. Although functional coverage can shorten the overall verification effort and yield higher quality designs, its shortcomings can impede its adoption.

The SystemVerilog functional coverage extensions address these shortcomings by providing language constructs for easy specification of functional coverage models. This specification can be efficiently executed by the SystemVerilog simulation engine, thus enabling coverage data manipulation and analysis tools that speed up the development of high-quality tests. The improved set of tests can exercise more corner cases and required scenarios, without redundant work.

The SystemVerilog functional coverage constructs enable the following:

- Coverage of variables and expressions, and cross coverage between them
- Automatic and user-defined coverage bins
- Associate bins with sets of values, transitions, or cross products
- Filtering conditions at multiple levels
- Events and sequences to automatically trigger coverage sampling
- Procedural activation and query of coverage
- Optional directives to control and regulate coverage

Defining the Coverage Model: **covergroup**

Code examples of the aspect extension of covergroups are in
\$VCS_HOME/doc/examples/testbench/sv/
aoe_of_method_covergroup.

The **covergroup** construct encapsulates the specification of a coverage model. Each **covergroup** specification can include the following components:

- A clocking event that synchronizes the sampling of coverage points
- A set of coverage points
- Cross coverage between coverage points
- Optional formal arguments

- Coverage options

The **covergroup** construct is a user-defined type. The type definition is written once, and multiple instances of that type can be created in different contexts. Similar to a class, once defined, a **covergroup** instance can be created via the **new()** operator. A **covergroup** can be defined in a package, module, program, interface, or class.

```

covergroup_declaration ::= //See "Covergroup Declarations" on page 984
    covergroup covergroup_identifier [ ( [ tf_port_list ] ) ] [ coverage_event ];
        { coverage_spec_or_option }
    endgroup [ : covergroup_identifier ]
coverage_spec_or_option ::= {attribute_instance} coverage_spec
| {attribute_instance} coverage_option ;
coverage_option ::= option.member_identifier = expression
| type_option.member_identifier = expression
coverage_spec ::= cover_point
| cover_cross
coverage_event ::= clocking_event
variable_decl_assignment ::= //See "Declaration Assignments" on page 978
...
| [ covergroup_variable_identifier ] = new [ ( list_of_arguments ) ]

```

Figure 18-1 Covergroup Syntax (excerpt from “Formal Syntax” on page 965)

You can omit the **covergroup_variable_identifier** from a covergroup instantiation only if this implicit instantiation is within a class that has no other instantiation of the covergroup.

The identifier associated with the **covergroup** declaration defines the name of the coverage model. Using this name, an arbitrary number of coverage model instances can be created. For example:

```
covergroup cg; ... endgroup
```

```
cg cg_inst = new;
```

The above example defines a **covergroup** named `cg`. An instance of `cg` is declared as `cg_inst` and created using the **new** operator.

A **covergroup** can specify an optional list of arguments. When the **covergroup** specifies a list of formal arguments, its instances must provide to the **new** operator all the actual arguments that are not defaulted. Actual arguments are evaluated when the **new** operator is executed. A **ref** argument allows a different variable to be sampled by each instance of a **covergroup**. Input arguments will not track value of their arguments; they will use the value passed to the **new** operator.

If a clocking event is specified, it defines the event at which coverage points are sampled. If the clocking event is omitted, you must procedurally trigger the coverage sampling. This is done via the built-in `sample()` method (see “[Predefined Coverage Methods](#)” on page [661](#)). Optionally, the **strobe** option can be used to modify the sampling behavior. When the strobe option is not set (the default), a coverage point is sampled the instant the clocking event takes place, as if the process triggering the event were to call the built-in `sample()` method. If the clocking event occurs multiple times in a time step, the coverage point will also be sampled multiple times. The strobe option (see “[Covergroup Type Options](#)” on page [658](#)) can be used to specify that coverage points are sampled in the Postponed region, thereby filtering multiple clocking events so that only one sample per time slot is taken. The strobe option only applies to the scheduling of samples triggered by a clocking event. It has no effect on procedural calls to the built-in `sample()` method.

A **covergroup** can contain one or more coverage points. A coverage point can be a variable or an expression. Each coverage point includes a set of bins associated with its sampled values or its

value transitions. The bins can be explicitly defined by the user or automatically created by VCS. Coverage points are discussed in detail in “[Defining Coverage Points](#)” on page 624.

```
enum { red, green, blue } color;
covergroup g1 @(posedge clk);
    c: coverpoint color;
endgroup
```

The above example defines coverage group `g1` with a single coverage point associated with variable `color`. The value of the variable `color` is sampled at the indicated clocking event: the positive edge of signal `clk`. Because the coverage point does not explicitly define any bins, VCS automatically creates three bins, one for each possible value of the enumerated type. Automatic bins are described in “[Automatic Bin Creation for Coverage Points](#)” on page 634.

A coverage group can also specify cross coverage between two or more coverage points or variables. Any combination of more than two variables or previously declared coverage points is allowed. For example:

```
enum { red, green, blue } color;
bit [3:0] pixel_adr, pixel_offset, pixel_hue;

covergroup g2 @(posedge clk);
    Hue: coverpoint pixel_hue;
    Offset: coverpoint pixel_offset;

    AxC: cross color, pixel_adr;
    // cross 2 variables (implicitly declared coverpoints)
    all: cross color, Hue, Offset;
    // cross 1 variable and 2 coverpoints
endgroup
```

The example above creates coverage group `g2` that includes two coverage points and two cross coverage items. Explicit coverage points labeled `Offset` and `Hue` are defined for variables `pixel_offset` and `pixel_hue`. SystemVerilog implicitly declares coverage points for variables `color` and `pixel_addr` in order to track their cross coverage. Implicitly declared cover points are described in “[Defining Cross Coverage](#)” on page 646.

A coverage group can also specify one or more options to control and regulate how coverage data are structured and collected. Coverage options can be specified for the coverage group as a whole or for specific items within the coverage group, that is, any of its coverage points or crosses. In general, a coverage option specified at the `covergroup` level applies to all of its items unless overridden by them. Coverage options are described in “[Specifying Coverage Options](#)” on page 653.

Using `covergroup` in Classes

By embedding a coverage group within a class definition, the `covergroup` provides a simple way to cover a subset of the class properties. This integration of coverage with classes provides an intuitive and expressive mechanism for defining the coverage model associated with a class. For example:

In class `xyz`, defined below, members `m_x` and `m_y` are covered using an embedded `covergroup`:

```
class xyz;
    bit [3:0] m_x;
    int m_y;
    bit m_z;
```

```

covergroup cov1 @m_z; // embedded covergroup
    coverpoint m_x;
    coverpoint m_y;
endgroup

function new(); cov1 = new; endfunction
endclass

```

In this example, data members `m_x` and `m_y` of class `xyz` are sampled on every change of data member `m_z`.

When a `covergroup` is defined within a class and no explicit variables of that `covergroup` are declared in the class, then a variable with the same name as the coverage group is implicitly declared. For example, in the above example, a variable `cov1` (of the embedded coverage group) is implicitly declared. Each class contains exactly one variable of each embedded coverage group. Each embedded coverage group thus becomes part of the class, tightly binding the class properties to the coverage definition.

An embedded `covergroup` can define a coverage model for protected and local class properties without any changes to the class data encapsulation. Class members can become coverage points or can be used in other coverage constructs, such as conditional guards or option initialization.

A class can have more than one `covergroup`. The following example shows two coverage groups in class `MC`.

```

class MC;
    logic [3:0] m_x;
    local logic m_z;
    bit m_e;
    covergroup cv1 @(posedge clk); coverpoint m_x; endgroup
    covergroup cv2 @m_e ; coverpoint m_z; endgroup
endclass

```

In **covergroup** cv1, public class member variable `m_x` is sampled at every positive edge of signal `clk`. Local class member `m_z` is covered by another **covergroup** cv2. Each coverage group is sampled by a different clocking event.

An embedded coverage group must be explicitly instantiated in the `new` method. If it is not, then the coverage group is not created and no data will be sampled.

Below is an example of an embedded coverage group that does not have any passed-in arguments and uses explicit instantiation to synchronize with another object:

```
class Helper;
    int m_ev;
endclass

class MyClass;
    Helper m_obj;
    int m_a;
    covergroup Cov @(m_obj.m_ev) ;
        coverpoint m_a;
    endgroup

    function new();
        m_obj = new;

        Cov = new;
    // Create embedded covergroup after creating m_obj
    endfunction
endclass
```

In this example, **covergroup** Cov is embedded within class MyClass, which contains an object of type Helper class, called `m_obj`. The clocking event for the embedded coverage group refers to data member `m_ev` of `m_obj`. Because the coverage group Cov uses `m_obj`, `m_obj` must be instantiated before Cov. Therefore, the coverage group Cov is instantiated after instantiating `m_obj` in the

class constructor. As shown above, the instantiation of an embedded coverage group is done by assigning the result of the `new` operator to the coverage group identifier.

The following example shows how arguments passed in to an embedded coverage group can be used to set a coverage option of the coverage group:

```
class C1;
    bit [7:0] x;

    covergroup cv (int arg) @(posedge clk);
        option.at_least = arg;
        coverpoint x;
    endgroup

    function new(int p1);
        cv = new(p1);
    endfunction
endclass

initial begin
    C1 obj = new(4);
end
```

Defining Coverage Points

A `covergroup` can contain one or more coverage points. A coverage point can be an integral variable or an integral expression. Each coverage point includes a set of bins associated with its sampled values or its value transitions. The bins can be explicitly defined by the user or automatically created by SystemVerilog. The syntax for specifying coverage points is given below.

```
cover_point ::= //See "Covergroup Declarations" on page 984
[ cover_point_identifier : ] coverpoint expression [ iff ( expression ) ] bins_or_empty
```

```

bins_or_empty ::= { {attribute_instance} { bins_or_options ; } }
|
;
bins_or_options ::= coverage_option
| [ wildcard ] bins_keyword bin_identifier [ [ expression ] ] = { open_range_list } [ iff( expression ) ]
| [ wildcard ] bins_keyword bin_identifier [ [ ] ] = trans_list [ iff( expression ) ]
| bins_keyword bin_identifier [ [ expression ] ] = default [ iff( expression ) ]
| bins_keyword bin_identifier = default sequence [ iff( expression ) ]
bins_keyword ::= bins | illegal_bins | ignore_bins
open_range_list ::= open_value_range { , open_value_range }
open_value_range ::= value_range

```

Figure 18-2 Coverage Point Syntax (excerpt from “Formal Syntax” on page 965)

A coverage point creates a hierarchical scope and can be optionally labeled. If the label is specified, then it designates the name of the coverage point. This name can be used to add this coverage point to a cross coverage specification or to access the methods of the coverage point. If the label is omitted and the coverage point is associated with a single variable, then the variable name becomes the name of the coverage point. Otherwise, an implementation can generate a name for the coverage point only for the purposes of coverage reporting, that is, generated names cannot be used within the language.

A coverage point can sample the values that correspond to a particular scheduling region (see “[Scheduling Semantics](#)” on page 251) by specifying a **clocking** block signal. Thus, a coverage point that denotes a **clocking** block signal will sample the values made available by the **clocking** block. If the **clocking** block specifies a skew of #1step, the coverage point will sample the signal values from the Preponed region. If the **clocking** block specifies a skew of #0, the coverage point will sample the signal values from the Observe region.

The expression within the `iff` construct specifies an optional condition that disables coverage for that cover point. If the guard expression evaluates to false at a sampling point, the coverage point is ignored. For example:

```
covergroup g4;
    coverpoint s0 iff(!reset);
endgroup
```

In the preceding example, cover point `s0` is covered only if the value `reset` is false.

A coverage point bin associates a name and a count with a set of values or a sequence of value transitions. If the bin designates a set of values, the count is incremented every time the coverage point matches one of the values in the set. If the bin designates a sequence of value transitions, the count is incremented every time the coverage point matches the entire sequence of value transitions.

The bins for a coverage point can be automatically created by SystemVerilog or explicitly defined using the `bins` construct to name each bin. If the bins are not explicitly defined, they are automatically created by SystemVerilog. The number of automatically created bins can be controlled using the `auto_bin_max` coverage option. Coverage options are described in “[Specifying Coverage Options](#)” on page 653.

The `bins` construct allows creating a separate bin for each value in the given range list or a single bin for the entire range of values. To create a separate bin for each value (an array of bins), the square brackets, `[]`, must follow the bin name. To create a fixed number of bins for a set of values, a number can be specified inside the square brackets. The `open_range_list` used to specify the set of values associated with a bin should be constant expressions, instance

constants (for classes only), or non-**ref** arguments to the coverage group. You can use the \$ primary in an **open_value_range** of the form [expression : \$] or [\$: expression].

If a fixed number of bins is specified and that number is smaller than the specified number of values, then the possible bin values are uniformly distributed among the specified bins. The first ‘n’ specified values are assigned to the first bin, the next ‘n’ specified values are assigned to the next bin, and so on. Duplicate values are retained; thus the same value can be assigned to multiple bins. If the number of values is not divisible by the number of bins, then the last bin will include the remaining items. For example:

```
bins fixed [4] = {1:10, 1, 4, 7};
```

The 13 possible values are distributed as follows: <1,2,3>, <4,5,6>, <7,8,9>, <10,1,4,7>. If the number of bins exceeds the number of values, then some of the bins will be empty.

The expression within the **iff** construct at the end of a bin definition provides a per-bin guard condition. If the expression is false at a sampling point, the count for the bin is not incremented.

The **default** specification defines a bin that is associated with none of the defined value bins. The **default** bin catches the values of the coverage point that do not lie within any of the defined bins. However, the coverage calculation for a coverage point does not take into account the coverage captured by the **default** bin. The **default** bin is also excluded from cross coverage (see “[Defining Cross Coverage](#)” on page 646). The **default sequence** form can be used to catch all transitions (or sequences) that do not lie within any of the defined transition bins (see “[Specifying Bins for Transitions](#)” on

[page 629](#)). The **default sequence** specification does not accept multiple transition bins. In other words, the `[]` notation is not allowed.

```
bit [9:0] v_a;

covergroup cg @(posedge clk);

    coverpoint v_a
    {
        bins a = { [0:63], 65 };
        bins b[] = { [127:150], [148:191] };
        // note overlapping values
        bins c[] = { 200, 201, 202 };
        bins d = { [1000:$] };
        bins others[] = default;
    }
endgroup
```

In the example above, the first **bins** construct associates bin **a** with the values of variable **v_a** between 0 and 63 and the value 65. The second **bins** construct creates a set of 65 bins **b**[127], **b**[128],...**b**[191]. Likewise, the third **bins** construct creates 3 bins: **c**[200], **c**[201], and **c**[202]. The fourth **bins** construct associates bin **d** with the values between 1000 and 1023 (\$represents the maximum value of **v_a**). Every value that does not match bins **a**, **b**[], **c**[], or **d**[] is added into its own distinct bin.

A **default** or **default sequence** bin specification cannot be explicitly ignored (see “[Excluding Coverage Point Values](#)” on [page 642](#)). It is an error condition for bins designated as **ignore_bins** to also specify a **default** or **default sequence**.

Generic coverage groups can be written by passing their traits as arguments to the constructor. For example:

```
covergroup gc (ref int ra, int low, int high) @(posedge clk);
```

```

coverpoint ra // sample variable passed by reference
{
    bins good = { [low : high] };
    bins bad[] = default;
}
endgroup

...
int va, vb;

cg c1 = new( va, 0, 50 ); // cover variable va in the range
                         // 0 to 50
cg c2 = new( vb, 120, 600 );// cover variable vb in the range
                           // 120 to 600

```

The example above defines a coverage group, `gc`, in which the signal to be sampled and the extent of the coverage bins are specified as arguments. Later, two instances of the coverage group are created; each instance samples a different signal and covers a different range of values.

Specifying Bins for Transitions

The syntax for specifying transition bins accepts a subset of the sequence syntax described in “[Assertions](#)” on page 483:

```

bins_or_options ::=                                //See "Covergroup Declarations" on page 984
...
|   [ wildcard ] bins_keyword bin_identifier [ [ expression ] ] = { open_range_list } [ iff( expression ) ]
|   [ wildcard ] bins_keyword bin_identifier [ [ ] ] = trans_list [ iff( expression ) ]
...
bins_keyword ::= bins | illegal_bins | ignore_bins
open_range_list ::= open_value_range { , open_value_range }
trans_list ::= ( trans_set ) { , ( trans_set ) }
trans_set ::= trans_range_list { => trans_range_list }
trans_range_list ::= 
                    trans_item
|               trans_item [ * repeat_range ]
trans_item ::= range_list
repeat_range ::=
```

```

expression
| expression : expression

```

Figure 18-3 Transition Bin Syntax (excerpt from “Formal Syntax” on page 965)

A *trans_list* specifies one or more sets of ordered value transitions of the coverage point. A single value transition is thus specified as follows:

```
value1 => value2
```

It represents the value of coverage point at two successive sample points, that is, `value1` followed by `value2` at the next sample point.

A sequence of transitions is represented as follows:

```
value1 => value3 => value4 => value5
```

In this case, `value1` is followed by `value3`, followed by `value4`, and followed by `value5`. A sequence can be of any arbitrary length.

A set of transitions can be specified as follows:

```
range_list1 => range_list2
```

This specification expands to transitions between each value in `range_list1` and each value in `range_list2`. For example:

```
1,5 => 6, 7
```

specifies the following four transitions:

```
( 1=>6 ), ( 1=>7 ), ( 5=>6 ), ( 5=>7 )
```

Consecutive repetitions of transitions are specified using (see “Formal Semantics of Concurrent Assertions” on page 1047):

```
trans_item [* repeat_range ]
```

Here, `trans_item` is repeated for `repeat_range` times. For example:

`3 [* 5]`

is the same as

`3=>3=>3=>3=>3`

An example of a range of repetition is as follows:

`3 [* 3:5]`

which is the same as

`(3=>3=>3) , (3=>3=>3=>3) , (3=>3=>3=>3=>3)`

A `trans_list` specifies one or more sets of ordered value transitions of the coverage point. If the sequence of value transitions of the coverage point matches any complete sequence in the `trans_list`, the coverage count of the corresponding bin is incremented. For example:

```
bit [4:1] v_a;

covergroup cg @(posedge clk) ;

    coverpoint v_a
    {
        bins sa = (4 => 5 => 6) , ([7:9],10=>11,12);
        bins sb[] = (4=> 5 => 6) , ([7:9],10=>11,12);
        bins allother = default sequence ;
    }
endgroup
```

The example above defines two transition coverage bins. The first **bins** construct associates the following sequences with bins **sa**:
 $4 \Rightarrow 5 \Rightarrow 6$, or $7 \Rightarrow 11$, $8 \Rightarrow 11$, $9 \Rightarrow 11$, $10 \Rightarrow 11$, $7 \Rightarrow 12$, $8 \Rightarrow 12$,
 $9 \Rightarrow 12$, $10 \Rightarrow 12$. The second **bins** construct associates an individual bin with each of the above sequences: **sb** [$4 \Rightarrow 5 \Rightarrow 6$] , . . . , **sb** [$10 \Rightarrow 12$]. The bin **allother** tracks all other transitions that are not covered by the other bins: **sa** and **sb**.

Transitions that specify sequences of unbounded or undetermined varying length cannot be used with the multiple **bins** construct (the [] notation). An attempt to specify multiple bins with such sequences results in an error.

A transition bin is incremented every time the sequence of value transitions of its corresponding coverage point matches a complete sequence, even when the sequences overlap. For example, given the definition

```
covergroup sg @(posedge clk);
    coverpoint v
    {
        bins b2 = ( 2 [* 3:5] );      //3 to 5 consecutive 2's
        bins b3 = ( 3 [* 3:5] );      // 3 to 5 consecutive 3's
        bins b5 = ( 5 [* 3] );       // 3 consecutive 5's
    }
endgroup
```

and the sequence of sampled values for coverpoint variable **v**

```
2 2 2 2 2 3 3 3 3 5 5 5 5 5
```

the above sequence causes transition bin **b2** to be incremented on the 3rd sample (3 consecutive twos), and transition bin **b3** to be incremented on the 8th sample (3 consecutive threes). Likewise, transition bin **b2** is incremented on the 4th and 5th samples, and

transition bin `b3` is incremented on the 9th and 10th samples. Next, transition bin `b5` is incremented the on the 13th, 14th, 15th, and 16th samples.

A transition bin is incremented at most once per sample. In the preceding example, on the 5th sample, the transition bin `b2` is incremented only once (1 is added to the bin count).

State Bin Names as States in Transition Sequences

The syntax for specifying transition bins has been extended to allow state bin names to be used as individual states of a transition sequence.

Note:

These extensions are allowed for both SystemVerilog and OpenVera testbenches. However, the SV extensions are **not** compliant with the standard *SystemVerilog Language Reference Manual*.

With this new syntax, the hit count for the transition bin is incremented only if the hit counts of the state bins in the sequences were incremented in the prior occurrences of the sampling event.

Revised SystemVerilog Syntax for Transition Bin Specifications

This section outlines the extension to SystemVerilog syntax that implement this feature.

The syntax for specifying bins for transitions appears in the *SystemVerilog Language Reference Manual*, section 18.4.1, illustration “Syntax 18-3”:

```

trans_list ::= (trans_set) {, (trans_set)}
trans_set ::= trans_range_list {=> trans_range_list}
           | state_bin_name {=> state_bin_name}
state_bin_name ::= identifier

state_bin_name

```

Represents a state bin.

The following example illustrates the use of the state bin name syntax:

```

int cp ;
covergroup gc @ (posedge clk);
coverpoint cp {
    bins s0 = {[0:7]} iff (x > 0);
    bins s1 = {[16:20]} iff (y < 3);
    bins newt1 = (s0=>s1);
}
endgroup

```

Automatic Bin Creation for Coverage Points

If a coverage point does not define any bins, SystemVerilog automatically creates state bins. This provides an easy-to-use mechanism for binning different values of a coverage point. You can either let VCS automatically create state bins for coverage points or explicitly define named bins for each coverage point.

When the automatic bin creation mechanism is used, SystemVerilog creates N bins to collect the sampled values of a coverage point. The value N is determined as follows:

- For an `enum` coverage point, N is the cardinality of the enumeration.

- For any other integral coverage point, N is the minimum of 2^M and the value of the `auto_bin_max` option, where M is the number of bits needed to represent the coverage point.

If the number of automatic bins is smaller than the number of possible values ($N < 2^M$), then the 2^M values are uniformly distributed in the N bins. If the number of values, 2^M , is not divisible by N , then the last bin will include the additional (up to $N - 1$) remaining items. For example, if M is 3 and N is 3, then the eight possible values are distributed as follows: `<0:1>`, `<2:3>`, `<4,5,6,7>`.

Automatically created bins only consider 2-state values; sampled values containing `x` or `z` are excluded.

SystemVerilog implementations can impose a limit on the number of automatic bins. See “[Specifying Coverage Options](#)” on page 653 for the default value of `auto_bin_max`.

Each automatically created bin will have a name of the form of `auto [value]` where `value` is either a single coverage point value or the range of coverage point values included in the bin—in the form `low:high`. For enumerated types, `value` is the named constant associated with a particular enumerated value.

Wildcard Specification of Coverage Point Bins

By default, a value or transition bin definition can specify 4-state values. When a bin definition includes an `x` or `z`, it indicates that the bin count should only be incremented when the sampled value has an `x` or `z` in the same bit positions, that is, the comparison is done using `==`. The `wildcard bins` definition causes all `x`, `z`, or `?` to be treated as wildcards for `0` or `1` (similar to the `==?` operator). For example:

```
wildcard bins g12_16 = { 4'b11?? };
```

The count of bin `g12_16` is incremented when the sampled variable is between 12 and 16:

1100 1101 1110 1111

Similarly, transition bins can define `wildcard bins`. For example:

```
wildcard bins T0_3 = (2'b0x => 2'b1x);
```

The count of transition bin `T0_3` is incremented for the following transitions (as if by $(0, 1 \Rightarrow 2, 3)$):

00 => 10 00 => 11 01 => 10 01 => 11

A wildcard bin definition only considers 2-state values; sampled values containing `x` or `z` are excluded. Thus, the range of values covered by a wildcard bin is established by replacing every wildcard digit by 0 to compute the low bound and 1 to compute the high bound.

Wildcard Support in binsof Expressions

You can use wildcards (`x`, `z`, `?`) to specify ranges in the `binsof` expression. These wildcards are an extension of SystemVerilog syntax and are not part of the *IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Language (IEEE Std 1800™-2005)*. (This document is referred to herein as the *SystemVerilog Language Reference Manual*.)

SystemVerilog Syntax Extensions

The following non-standard extensions have been made to SystemVerilog syntax:

```
cover_cross ::=  
[ cover_point_identifier : ] cross list_of_coverpoints [ iff (
```

```

expression )] select_bins_or_empty
list_of_coverpoints ::= cross_item ,cross_item { ,cross_item
}
cross_item ::= 
cover_point_identifier
| variable_identifier
select_bins_or_empty ::= 
{ { bins_selection_or_option ; } }
| ;
bins_selection_or_option ::= 
{ attribute_instance } coverage_option
| { attribute_instance } bins_selection
bins_selection ::= [ wildcard ] bins_keyword bin_identifier =
select_expression [ iff( expression ) ]
select_expression ::= 
select_condition
| !select_condition
| select_expression && select_expression
| select_expression || select_expression
| ( select_expression )
select_condition ::= binsof( bins_expression ) [ intersect {
open_range_list }]
bins_expression ::= 
variable_identifier
| cover_point_identifier [ .bins_identifier ]
open_range_list ::= open_value_range { ,open_value_range }
open_value_range ::= value_range

```

Understanding Wildcard Usage

An optional keyword `wildcard` is included in the cross bin definition.

The `wildcard bins` definition causes all `x`, `z`, and `?` to be treated as wildcards for `0` or `1` (similar to the `==?` operator). You can use one or all of `x`, `z`, and `?` as wildcards, but using one wildcard consistently helps prevent confusion.

Consider the following example:

```
wildcard bins g12_16 = binsof( x ) intersect { 4'b11?? };
```

Only bins of `x` whose associated values intersect values between 12 and 16 are included:

```
1100 1101 1110 1111
```

A wildcard bin definition only considers 2-state values; sampled values containing `x` and/or `z` are excluded.

Thus, the range of values covered by a wildcard bin is established by replacing every wildcard digit by 0 to compute the low bound and 1 to compute the high bound.

The following is an example of user-defined cross coverage and select expressions.

```
bit [3:0] v_a, v_b;
covergroup cg @(posedge clk);
a: coverpoint v_a
{
    bins a1 = { [0:3] };
    bins a2 = { [4:7] };
    bins a3 = { [8:11] };
    bins a4 = { [12:15] };
}
b: coverpoint v_b
{
    bins b1 = {0};
    bins b2 = { [1:8] };
    bins b3 = { [9:13] };
    bins b4 = { [14:15] };
}
c : cross a, b
{
    wildcard bins c1 = binsof(a) intersect {4'b11??};
    // The above shows 4 cross products
    wildcard bins c2 = !binsof(b) intersect {4'b1?0?};
    // The above shows 8 cross products
}
```

```
    }  
endgroup
```

The example above defines a coverage group named `cg` that samples its coverage points on the positive edge of signal `clk` (not shown). The coverage group includes two coverage points, one for each of the two 4-bit variables, `a` and `b`.

Coverage point `a` (associated with variable `v_a`) defines four equal-sized bins for each possible value of variable `v_a`.

Coverage point `b` (associated with variable `v_b`) defines four bins for each possible value of variable `v_b`.

Cross definition `c` specifies the cross coverage of the two coverage points `v_a` and `v_b`. If the cross coverage of coverage points `a` and `b` were defined without any additional cross bins (select expressions), then cross coverage of `a` and `b` would include 16 cross products corresponding to all combinations of bins `a1` through `a4` with bins `b1` through `b4`, that is, cross products

- `a1, b1`
- `a1, b2`
- `a1, b3`
- `a1, b4`
- `...`
- `a4, b1`
- `a4, b2`
- `a4, b3`
- `a4, b4`

The first user-defined cross bin, `c1`, specifies that `c1` should include only cross products of coverage point `a` that intersect the value range of 1100 to 1111. This select expression excludes bins `a1`, `a2`, and `a3`. Thus, `c1` will cover only four cross products of

- `a4, b1`
- `a4, b2`
- `a4, b3`
- `a4, b4`

This is similar to the behavior of following code:

```
bins c1 = binsof(a) intersect {[12:15]};
```

The second user-defined cross bin, `c2`, specifies that bin `c2` should include only cross products of coverage point `b` that do not intersect the value range of 1000 to 1001 and 1100 to 1101. This select expression excludes bins `b2` and `b3`. Thus, `c2` covers only four cross products of

- `a1, b1`
- `a1, b4`
- `a2, b1`
- `a2, b4`
- `a3, b1`
- `a3, b4`
- `a4, b1`
- `a4, b4`

Wildcard Array Bins

Wildcard array bins are useful if you want to express array bin ranges as wildcard patterns.

You can use any of the following symbols as a wildcard: “?”, “x”, or “z”.

Consider the following examples:

```
wildcard bins b1[] = {4'b01??};  
wildcard bins b2[] = {4'b100?, 4'b11?1};  
wildcard bins b3[] = (4'bx1xx => 4'bxx1x);
```

In each of the examples above, a separate bin is created for each value the wildcard pattern can represent.

For example, in the first example, four bins are created for each of the following values:

- 4'b0100
- 4'b0101
- 4'b0110
- 4'b0111

You can also constrain bins in the following fashion:

```
wildcard bins b3[3] = (4'bx1xx => 4'bxx1x);
```

This syntax creates three bins by dividing the number of total possible transitions into three bins and putting the remaining transition in the last bin.

The syntax example above has a total of 64 transitions. The first and second bins contain $64/3 = 21$ transitions, and the third bin contains $21 + 1 = 22$ transitions.

Excluding Coverage Point Values

A set of values associated with a coverage point can be explicitly excluded from coverage by specifying them as `ignore_bins`. For example:

```
covergroup cg23;
    coverpoint a
    {
        ignore_bins ignore_vals = {7,8};
    }
endgroup
```

All values associated with ignored bins are excluded from coverage. Ignored values are excluded even if they are also included in another bin.

Specifying Illegal Coverage Point Values or Transitions

A set of values or transitions associated with a coverage point can be marked as illegal by specifying them as `illegal_bins`. For example:

```
covergroup cg3;
    coverpoint b
    {
        illegal_bins bad_vals = {1,2,3};
        illegal_bins bad_trans = (4=>5=>6);
    }
endgroup
```

All values or transitions associated with illegal bins are excluded from coverage. If they occur, a runtime error is issued. Illegal bins take precedence over any other bins, that is, they will result in a runtime error even if they are also included in another bin.

Effects of Guard Conditions in Ignore and Illegal Bins

A guard condition is an expression whose boolean value determines whether or not some associated code is active. This section describes how guard conditions affect illegal or ignore cross bins.

Auto-Cross Bins Example

In [Example 18-1](#), the cross `cc1` can have nine auto-cross bins. The `ignore_bin` named `cc1_ign1` consists of one auto-cross bin (`cp1.b1, cp2.c1`).

Example 18-1 Auto-cross bins example

```
covergroup cg;
    coverpoint cp1 {
        bins b1 = {...};
        bins b2 = {...};
        bins b3 = {...};
    }
    coverpoint cp2 {
        bins c1 = {...};
        bins c2 = {...};
        bins c3 = {...};
    }

    cc1: cross cp1, cp2 {
        ignore_bins cc1_ign1 =
            binsof(cp1.b1) && binsof(cp2.c1) iff (guard1);
    }
endgroup
```

Bin Space Calculation

At instantiation time, the bin space is calculated, and is fixed for the entire simulation. The bin space is computed as follows:

If `guard1` is TRUE at instantiation time, then the ignore bin is active and affects the bin space computation. The bin space (denominator) is reduced from nine auto-cross bins to eight because the `cp1.b1, cp2.c1` bin is ignored.

If `guard1` is FALSE at instantiation time, then the ignore bin is inactive and does not affect the bin space computation. Thus, the bin space has nine auto-cross bins.

Hit Counts for the Auto-Cross Bins and Ignore Bins

Assume that there are hits in both the `cp1.b1` and `cp2.c1` bins when the sampling event occurs. Then hit counts are incremented as follows.

If `guard1` is TRUE at sample time, then the ignore bin is active, and it was hit, so the hit count of the ignore bin is incremented.

If `guard1` is FALSE at sample time, then the ignore bin is inactive, so the count for the `cp1.b1, cp2.c1` auto-cross bin is incremented.

User-Defined Cross Bins Example

In [Example 18-2](#), the cross `cc1` has two user-defined bins, `cc1_b1` and `cc1_b2`. The `ignore_bin cc1_ign1` includes the user-defined bin `cc1_b1`.

Example 18-2 User-defined cross bins example

```
covergroup cg;
```

```

coverpoint cp1 {
    bins b1 = {...};
    bins b2 = {...};
    bins b3 = {...};
}
coverpoint cp2 {
    bins c1 = {...};
    bins c2 = {...};
    bins c3 = {...};
}

cc1: cross cp1, cp2 {
    bins cc1_b1 = binsof(cp1.b1) && binsof(cp2.c1);
    bins cc1_b2 = binsof(cp1.b2) && binsof(cp2.c2);
    ignore_bins cc1_ign1 =
        binsof(cp1.b1) && binsof(cp2.c1) iff (guard1);
}
endgroup

```

Bin Space Calculation

If `guard1` is TRUE at instantiation time, then the ignore bin is active and affects the bin space computation. Since the `cc1_ign1` ignore bin includes the user-defined `cc1_b1` bin, the valid bin space has just one user-defined bin, `cc1_b2`.

If `guard1` is FALSE at instantiation time, then the ignore bin is inactive and does not affect the bin space computation. Thus, the bin space includes both user-defined bins, `cc1_b1` and `cc1_b2`.

Hit Counts for the User-Defined Bins and Ignore Bins

Assume that there are hits in both the `cp1.b1` and `cp2.c1` bins when the sampling event occurs. Then hit counts are incremented as follows.

If `guard1` is TRUE at sample time, then the ignore bin is active, and it was hit, so the hit count of the ignore bin is incremented.

If `guard1` is FALSE at sample time, then the ignore bin is inactive, so the count for the `cc1_b1` user-defined bin is incremented.

Defining Cross Coverage

A coverage group can specify cross coverage between two or more coverage points or variables. Cross coverage is specified using the `cross` construct. When a variable `v` is part of a cross coverage, SystemVerilog implicitly creates a coverage point for the variable, as if it had been created by the statement `coverpoint v;`. Thus, a cross involves only coverage points. Expressions cannot be used directly in a cross; a coverage point must be explicitly defined first.

The syntax for specifying cross coverage is given below.

```
cover_cross ::=           //See "Covergroup Declarations" on page 984
    [ cover_point_identifier : ] cross list_of_coverpoints [ iff( expression ) ]
select_bins_or_empty
list_of_coverpoints ::= cross_item , cross_item { , cross_item }
cross_item ::=             cover_point_identifier
|                     variable_identifier
select_bins_or_empty ::=   { { bins_selection_or_option ; } }
|                     ;
bins_selection_or_option ::=   { attribute_instance } coverage_option
|                     { attribute_instance } bins_selection
bins_selection ::= bins_keyword bin_identifier = select_expression [ iff( expression ) ]
select_expression ::=       select_condition
|                     ! select_condition
|                     select_expression && select_expression
|                     select_expression || select_expression
```

```

|           ( select_expression )
select_condition ::= binsof ( bins_expression ) [ intersect { open_range_list } ]
bins_expression ::= variable_identifier
|           cover_point_identifier [ . bins_identifier ]
open_range_list ::= open_value_range { , open_value_range }
open_value_range ::= value_range

```

Figure 18-4 Cross Coverage Syntax (excerpt from “Formal Syntax” on page 965)

The label for a **cross** declaration provides an optional name. The label also creates a hierarchical scope for the **bins** defined within the **cross**.

The expression within the optional **iff** provides a conditional guard for the cross coverage. If at any sample point, the condition evaluates to false, the cross coverage is ignored. The expression within the optional **iff** construct at the end of a cross bin definition provides a per-bin guard condition. If the expression is false, the cross bin is ignored.

Cross coverage of a set of N coverage points is defined as the coverage of all combinations of all bins associated with the N coverage points, that is, the Cartesian product of the N sets of coverage point bins. For example:

```

bit [3:0] a, b;
covergroup cov @(posedge clk);
    aXb : cross a, b;
endgroup

```

The coverage group **cov** in the example above specifies the cross coverage of two 4-bit variables, **a** and **b**. SystemVerilog implicitly creates a coverage point for each variable. Each coverage point has 16 bins, namely **auto[0]** ... **auto[15]**. The cross of **a** and **b** (labeled **aXb**), therefore, has 256 cross products, and each cross product is a bin of **aXb**.

Cross coverage between expressions previously defined as coverage points is also allowed. For example:

```
bit [3:0] a, b, c;
covergroup cov2 @(posedge clk);
    BC: coverpoint b+c;
    aXb : cross a, BC;
endgroup
```

The coverage group cov2 has the same number of cross products as the previous example, but in this case, one of the coverage points is the expression `b+c`, which is labeled BC.

```
bit [31:0] a_var;
bit [3:0] b_var;
covergroup cov3 @(posedge clk);
    A: coverpoint a_var { bins yy[] = { [0:9] }; }
    CC: cross b_var, A;
endgroup
```

The coverage group cov3 crosses variable `b_var` with coverage point A (labeled CC). Variable `b_var` automatically creates 16 bins (`auto[0] ... auto[15]`). Coverage point A explicitly creates 10 bins (`yy[0] ... yy[9]`). The cross of two coverage points creates $16 * 10 = 160$ cross product bins, namely the pairs shown below:

```
<auto[0], yy[0]>
<auto[0], yy[1]>
...
<auto[0], yy[9]>
<auto[1], yy[0]>
...
<auto[15], yy[9]>
```

No cross coverage bins should be created for coverpoint bins that are specified as default, ignored, or illegal bins.

Cross coverage is allowed only between coverage points defined within the same coverage group. Coverage points defined in a coverage group other than the one enclosing the cross cannot participate in a cross. Attempts to cross items from different coverage groups result in a compiler error.

In addition to specifying the coverage points that are crossed, SystemVerilog includes a powerful set of operators that allow defining cross coverage bins. Cross coverage bins can be specified in order to group together a set of cross products. A cross coverage bin associates a name and a count with a set of cross products. The count of the bin is incremented every time any of the cross products match, that is, every coverage point in the cross matches its corresponding bin in the cross product.

User-defined bins for cross coverage are defined using bins select expressions. The syntax for defining these bins select expressions is given in Syntax “[Cross Coverage Syntax \(excerpt from “Formal Syntax” on page 965\)](#)” on page 647.

The **binsof** construct yields the bins of its expression, which can be either a coverage point (explicitly defined or implicitly defined for a single variable) or a coverage point bin. The resulting bins can be further selected by including (or excluding) only the bins whose associated values intersect a desired set of values. The desired set of values can be specified using a comma-separated list of `open_value_range` as shown in Syntax “[Cross Coverage Syntax \(excerpt from “Formal Syntax” on page 965\)](#)” on page 647. For example, the select expression

```
binsof( x ) intersect { y }
```

denotes the bins of coverage point `x` whose values intersect the range given by `y`. Its negated form

```
! binsof( x ) intersect { y }
```

denotes the bins of coverage point `x` whose values do not intersect the range given by `y`.

The `open_value_range` syntax can specify a single value, a range of values, or an open range, which denotes the following:

[\$: value] => The set of values less than or equal to value
[value : \$] => The set of values greater or equal to value

The bins selected can be combined with other selected bins using the logical operators `&&` and `||`.

Example of User-Defined Cross Coverage and Select Expressions

```
bit [7:0] v_a, v_b;

covergroup cg @(posedge clk);

    a: coverpoint v_a
    {
        bins a1 = { [0:63] };
        bins a2 = { [64:127] };
        bins a3 = { [128:191] };
        bins a4 = { [192:255] };
    }

    b: coverpoint v_b
    {
        bins b1 = {0};
        bins b2 = { [1:84] };
        bins b3 = { [85:169] };
        bins b4 = { [170:255] };
    }

    c : cross a, b
    {
```

```

bins c1 = ! binsof(a) intersect {[100:200]} ;
// 4 cross products
bins c2 = binsof(a.a2) || binsof(b.b2); // 7 cross products
bins c3 = binsof(a.a1) && binsof(b.b4); // 1 cross product
}
endgroup

```

The example above defines a coverage group named `cg` that samples its coverage points on the positive edge of signal `clk` (not shown). The coverage group includes two coverage points, one for each of the two 8-bit variables, `a` and `b`. Coverage point `a` associated with variable `v_a` defines four equal-sized bins for each possible value of variable `v_a`. Likewise, coverage point `b` associated with variable `v_b` defines four bins for each possible value of variable `v_b`. Cross definition `c` specifies the cross coverage of the two coverage points `v_a` and `v_b`. If the cross coverage of coverage points `a` and `b` were defined without any additional cross bins (select expressions), then cross coverage of `a` and `b` would include 16 cross products corresponding to all combinations of bins `a1` through `a4` with bins `b1` through `b4`, that is, cross products `<a1, b1>`, `<a1, b2>`, `<a1, b3>`, `<a1, b4>`...`<a4, b1>`, `<a4, b2>`, `<a4, b3>`, `<a4, b4>`.

The first user-defined cross bin, `c1`, specifies that `c1` should include only cross products of coverage point `a` that do not intersect the value range of 100 to 200. This select expression excludes bins `a2`, `a3`, and `a4`. Thus, `c1` will cover only four cross products of `<a1, b1>`, `<a1, b2>`, `<a1, b3>`, and `<a1, b4>`.

The second user-defined cross bin, `c2`, specifies that bin `c2` should include only cross products whose values are covered by bin `a2` of coverage point `a` or cross products whose values are covered by bin `b2` of coverage point `b`. This select expression includes the following seven cross products: `<a2, b1>`, `<a2, b2>`, `<a2, b3>`, `<a2, b4>`, `<a1, b2>`, `<a3, b2>`, and `<a4, b2>`.

The final user-defined cross bin, `c3`, specifies that `c3` should include only cross products whose values are covered by bin `a1` of coverage point `a` and cross products whose values are covered by bin `b4` of coverage point `b`. This select expression includes only one cross product: `<a1, b4>`.

When select expressions are specified on transition bins, the `binsof` operator uses the last value of the transition.

Excluding Cross Products

A group of bins can be excluded from coverage by specifying a select expression using `ignore_bins`. For example:

```
covergroup yy;
    cross a, b
    {
        ignore_bins foo = binsof(a) intersect { 5, [1:3] };
    }
endgroup
```

All cross products that satisfy the select expression are excluded from coverage. Ignored cross products are excluded even if they are included in other cross coverage bins of the enclosing cross.

Specifying Illegal Cross Products

A group of bins can be marked as illegal by specifying a select expression using `illegal_bins`. For example:

```
covergroup zz(int bad);
    cross x, y
    {
        illegal_bins foo = binsof(y) intersect {bad};
    }
endgroup
```

All cross products that satisfy the select expression are excluded from coverage, and a runtime error is issued. Illegal cross products take precedence over any other cross products, that is, they will result in a runtime error even if they are also explicitly ignored (using an `ignore_bins`) or included in another cross bin.

Specifying Coverage Options

Options control the behavior of the `covergroup`, `coverpoint`, and `cross`. There are two types of options: those that are specific to an instance of a `covergroup` and those that specify an option for the `covergroup` type as a whole.

Specifying a value for the same option more than once within the same `covergroup` definition results in an error.

Table 18-1 lists instance-specific **covergroup** options and their description. Each instance of a **covergroup** can initialize an instance-specific option to a different value. The initialized option value affects only that instance.

Table 18-1 Instance-Specific Coverage Options

Option Name	Default	Description
<code>weight = number</code>	1	If set at the covergroup syntactic level, it specifies the weight of this covergroup instance for computing the overall instance coverage of the simulation. If set at the coverpoint (or cross) syntactic level, it specifies the weight of a coverpoint (or cross) for computing the instance coverage of the enclosing covergroup .
<code>goal = number</code>	90	Specifies the target goal for a covergroup instance or for a coverpoint or a cross of an instance.
<code>name = string</code>	unique name	Specifies a name for the covergroup instance. If unspecified, a unique name for each instance is automatically generated by VCS.

Table 18-1 Instance-Specific Coverage Options (Continued)

<code>comment = string</code>	<code>""</code>	A comment that appears with a covergroup instance or with a coverpoint or cross of the covergroup instance. The comment is saved in the coverage database and included in the coverage report.
<code>at_least = number</code>	1	Minimum number of hits for each bin. A bin with a hit count that is less than <i>number</i> is not considered covered.
<code>detect_overlap = boolean</code>	0	When true, a warning is issued if there is an overlap between the range list (or transition list) of two bins of a coverpoint .
<code>auto_bin_max = number</code>	64	Maximum number of automatically created bins when no bins are explicitly defined for a coverpoint .
<code>per_instance = boolean</code>	0	Each instance contributes to the overall coverage information for the covergroup type. When true, coverage information for this covergroup instance is tracked as well.

The instance-specific options mentioned above can be set in the **covergroup** definition. The syntax for setting these options in the **covergroup** definition is as follows:

```
option.option_name = expression ;
```

The identifier **option** is a built-in member of any coverage group (see “[Organization of option and type_option Members](#)” on page 663 for a description).

For example:

```

covergroup g1 (int w, string instComment) @(posedge clk) ;
    // track coverage information for each instance of g1 in addition
    // to the cumulative coverage information for covergroup
    // type g1
    option.per_instance = 1;

    // comment for each instance of this covergroup
    option.comment = instComment;

    a : coverpoint a_var
    {
        // Create 128 automatic bins for coverpoint "a" of each
        // instance of g1
        option.auto_bin_max = 128;
    }
    b : coverpoint b_var
    {
        // This coverpoint contributes w times as much to the
        // coverage of an instance of g1 as coverpoints "a" and "c1"
        option.weight = w;
    }
    c1 : cross a_var, b_var ;
endgroup

```

Option assignment statements in the **covergroup** definition are evaluated at the time that the **covergroup** is instantiated. The **per_instance** option can only be set in the **covergroup** definition. Other instance-specific options can be set procedurally after a **covergroup** has been instantiated. The syntax is as follows:

```

coverage_option_assignment ::= 
    instance_name.option.option_name = expression ;
| 
    instance_name.covergroup_item_identifier.option.option_name = expression ;

```

Figure 18-5 Coverage Option Assignment Syntax (not in “Formal Syntax” on page 965)

For example:

```

covergroup gc @(posedge clk) ;
    a : coverpoint a_var;
    b : coverpoint b_var;
endgroup
...
gc g1 = new;

```

```

g1.option.comment = "Here is a comment set for the instance g1";
g1.a.option.weight = 3; // Set weight for coverpoint "a" of instance g1

```

Table 18-2 summarizes the syntactical level (**covergroup**, **coverpoint**, or **cross**) at which instance options can be specified. All instance options can be specified at the **covergroup** level. Except for the **weight**, **goal**, **comment**, and **per_instance** options, all other options set at the **covergroup** syntactic level act as a default value for the corresponding option of all coverpoints and crosses in the **covergroup**. Individual coverpoints or crosses can overwrite these default values. When set at the **covergroup** level, the **weight**, **goal**, **comment**, and **per_instance** options do not act as default values to the lower syntactic levels.

Table 18-2 Coverage Options Per-Syntactic Level

Option Name	Allowed in Syntactic Level		
	covergroup	coverpoint	cross
name	Yes	No	No
weight	Yes	Yes	Yes
goal	Yes	Yes	Yes
comment	Yes	Yes	Yes
at_least	Yes (default for coverpoints & crosses)	Yes	Yes
detect_overlap	Yes (default for coverpoints)	Yes	No
auto_bin_max	Yes (default for coverpoints)	Yes	No
cross_num_print_misning	Yes (default for crosses)	No	Yes
per_instance	Yes	No	No

Covergroup Type Options

Table 18-3 lists options that describe particular features (or properties) of the `covergroup` type as a whole. They are analogous to static data members of classes.

Table 18-3 Coverage Group Type (Static) Options

Option Name	Default	Description
<code>weight=constant_number</code>	1	If set at the <code>covergroup</code> syntactic level, it specifies the weight of this <code>covergroup</code> for computing the overall cumulative (or type) coverage of the saved database. If set at the <code>coverpoint</code> (or <code>cross</code>) syntactic level, it specifies the weight of a <code>coverpoint</code> (or <code>cross</code>) for computing the cumulative (or type) coverage of the enclosing <code>covergroup</code> .
<code>goal=constant_number</code>	100	Specifies the target goal for a <code>covergroup</code> type or for a <code>coverpoint</code> or <code>cross</code> of a <code>covergroup</code> type.
<code>comment=string_literal</code>	""	A comment that appears with the <code>covergroup</code> type or with a <code>coverpoint</code> or <code>cross</code> of the <code>covergroup</code> type. The comment is saved in the coverage database and included in the coverage report.
<code>strobe=boolean</code>	0	When true, all samples happen at the end of the time slot, like the <code>\$strobe</code> system task.

The `covergroup` type options mentioned above can be set in the `covergroup` definition. The syntax for setting these options in the `covergroup` definition is as follows:

```
type_option.option_name = expression;
```

The identifier `type_option` is a built-in member of any coverage group (see “[Organization of option and type_option Members](#)” on page 663 for a description).

Different instances of a **covergroup** cannot assign different values to type options. This is syntactically disallowed because these options can only be initialized via constant expressions. For example:

```

covergroup g1 (int w, string instComment) @(posedge clk) ;
    // track coverage information for each instance of g1 in
    // addition to the cumulative coverage information for
    // covergroup type g1
    option.per_instance = 1;

    type_option.comment = "Coverage model for features foo and bar";

    type_option.strobe = 1; // sample at the end of the time slot

    // comment for each instance of this covergroup
    option.comment = instComment;

    a : coverpoint a_var
    {
        // Use weight 2 to compute the coverage of each instance
        option.weight = 2;
        // Use weight 3 to compute the cumulative (type) coverage
        // for g1
        type_option.weight = 3;
        // NOTE: type_option.weight = w would cause syntax error.
    }
    b : coverpoint b_var
    {
        // Use weight w to compute the coverage of each instance
        option.weight = w;
        // Use weight 5 to compute the cumulative (type) coverage of g1
        type_option.weight = 5;
    }
endgroup

```

In the above example, the coverage for each instance of g1 is computed as follows:

$$(((\text{instance coverage of "a"}) * 2) + ((\text{instance coverage of "b"}) * w)) / (2 + w)$$

On the other hand, the coverage for **covergroup** type g1 is computed as follows:

```
( ((overall type coverage of "a") * 3) + ((overall type  
coverage of "b") * 5) ) / (3 + 5).
```

The strobe type option can only be set in the `covergroup` definition. Other type options can be set procedurally at any time during simulation. The syntax is as follows:

```
coverage_type_option_assignment ::=  
    covergroup_name::type_option.option_name = expression ;  
|  
    covergroup_name::covergroup_item_identifier::type_option.option_name =  
    expression ;
```

Figure 18-6 Coverage Type Option Assignment Syntax (not in “Formal Syntax” on page 965)

For example:

```
covergroup gc @ (posedge clk) ;  
    a : coverpoint a_var;  
    b : coverpoint b_var;  
endgroup  
...  
gc::type_option.comment = "Here is a comment for covergroup  
g1";  
  
// Set the weight for coverpoint "a" of covergroup g1  
gc::a::type_option.weight = 3;  
gc g1 = new;
```

Table 18-4 summarizes the syntactical level (**covergroup**, **coverpoint**, or **cross**) in which type options can be specified. When set at the **covergroup** level, the type options do not act as defaults for lower syntactic levels.

Table 18-4 Coverage Type Options

Option Name	Allowed Syntactic Level		
	covergroup	coverpoint	cross
weight	Yes	Yes	Yes
goal	Yes	Yes	Yes
comment	Yes	Yes	Yes
strobe	Yes	No	No

Predefined Coverage Methods

The coverage methods in **Table 18-5** are provided for the **covergroup**. These methods can be invoked procedurally at any time.

Table 18-5 Predefined Coverage Methods

Method (function)	Can be called on			Description
	covergroup	coverpoint	cross	
void sample()	Yes	No	No	Triggers sampling of the covergroup

Table 18-5 Predefined Coverage Methods (Continued)

real get_coverage()	Yes	Yes	Yes	Calculates type coverage number (0...100)
real get_inst_coverage()	Yes	Yes	Yes	Calculates the coverage number (0...100)
void set_inst_name(string)	Yes	No	No	Sets the instance name to the given string
void start()	Yes	Yes	Yes	Starts collecting coverage information
void stop()	Yes	Yes	Yes	Stops collecting coverage information

The `get_coverage()` method returns the cumulative (or type) coverage, which considers the contribution of all instances of a particular coverage item; and it is a static method that is available on both types (via the `::` operator) and instances (using the `.` operator). In contrast, the `get_inst_coverage()` method returns the coverage of the specific instance on which it is invoked; thus, it can only be invoked via the `.` operator.

Predefined Coverage System Tasks and Functions

SystemVerilog provides the following system tasks and functions to help manage coverage data collection.

- `$set_coverage_db_name(name)` sets the file name of the coverage database into which coverage information is saved at the end of a simulation run.
- `$load_coverage_db(name)` loads from the given file name the cumulative coverage information for all coverage group types.

- `$get_coverage()` returns as a real number in the range of 0 to 100 the overall coverage of all coverage group types. This number is computed as described above.

Organization of option and type_option Members

The type and type_option members of a `covergroup`, `coverpoint`, and `cross` are implicitly declared structures with the following composition:

```

struct // covergroup option declaration
{
    string      name ;
    int        weight ;
    int        goal ;
    string      comment ;
    int        at_least ;
    int        auto_bin_max ;
    int        cross_num_print_missing ;
    bit        detect_overlap ;
    bit        per_instance ;
} option;

struct // coverpoint option declaration
{
    int        weight ;
    int        goal ;
    string      comment ;
    int        at_least ;
    int        auto_bin_max ;
    bit        detect_overlap ;
} option;

struct // cross option declaration
{
    int        weight ;
    int        goal ;

```

```

    string      comment ;
    int        at_least ;
    int        cross_num_print_missing ;
} option;

struct          // covergroup type_option declaration
{
    int        weight ;
    int        goal ;
    string    comment ;
    bit        strobe ;
} type_option;

struct          // coverpoint and cross type_option declaration
{
    int        weight ;
    int        goal ;
    string    comment ;
} type_option;

```

Coverage Computation

This section describes how SystemVerilog computes functional coverage numbers. The cumulative (or type) coverage considers the contribution of all instances of a particular coverage item, and it is the value returned by the `get_coverage()` method. Thus, when applied to a `covergroup`, the `get_coverage()` method returns the contribution of all instances of that particular `covergroup`. In contrast, the `get_inst_coverage()` method returns the coverage of the specific coverage instance on which it is invoked. Because `get_coverage()` is a static method, it is available for both types (via the `::` operator) and instances (using the `.` operator).

The coverage of a coverage group, C_g , is the weighted average of the coverage of all items defined in the coverage group, and it is computed according to the following formulae:

$$C_g = \frac{\sum_i W_i * C_i}{\sum_i W_i}$$

where

$i \in$ set of coverage items (coverage points and crosses) defined in the coverage group

W_i is the weight associated with item i

C_i is the coverage of item i

The coverage of each item, C_i , is a measure of how much the item has been covered, and its computation depends on the type of coverage item: coverpoint or cross. Each of these is described in “[Coverpoint Coverage Computation](#)” on page 665 and “[Cross Coverage Computation](#)” on page 666, respectively.

Coverpoint Coverage Computation

Coverage of a coverpoint item is computed differently depending on whether the bins of the coverage point are explicitly defined by the user (see “[Specifying Bins for Transitions](#)” on page 629) or automatically created by VCS (see “[Automatic Bin Creation for Coverage Points](#)” on page 634). For user-defined bins, the coverage of a coverpoint is computed as follows:

$$C_i = \frac{|bins_{covered}|}{|bins|}$$

where

$|bins|$ is the cardinality of the set of bins defined

$|bins_{cov_ered}|$ is the cardinality of the covered bins—the subset of all (defined) bins that are covered

For automatically generated bins, the coverage of a coverpoint is computed as follows:

$$C_i = \frac{|bins_{cov_ered}|}{\text{MIN}(\text{auto_bin_max}, 2^M)}$$

where

$|bins_{cov_ered}|$ is the cardinality of the covered bins—the subset of all (auto-defined) bins that are covered

M is the minimum number of bits needed to represent the coverpoint

`auto_bin_max` is the value of the `auto_bin_max` option in effect (see “[Specifying Coverage Options](#)” on page 653)

It is important to understand that the cumulative coverage considers the union of all significant bins; thus, it includes the contribution of all bins (including overlapping bins) of all instances.

To determine whether a particular bin of a coverage group is covered, the cumulative coverage computation considers the value of the `at_least` option of all instances being accumulated.

Consequently, a bin is not considered covered unless its hit count equals or exceeds the maximum of all the `at_least` values of all instances. Use of the maximum represents the more conservative choice.

Cross Coverage Computation

The coverage of a `cross` item is computed according to the following formulae:

$$C_i = \frac{|bins_{covered}|}{B_c + B_u}$$

$$B_c = \left(\prod_i B_j \right) - B$$

where

$j \in$ set of coverpoints being crossed

B_j is the cardinality (number of bins) of the j th coverpoint being crossed

B_c is the number of auto-cross bins

B_u is the number of significant user-defined cross bins—excluding `ignore_bins` and `illegal_bins`

B_b is the number of cross products that comprise all user-defined cross bins

The term B_u represents user-defined bins that contribute towards coverage.

Coverage

668

19

Hierarchy

Note:

Verilog has a simple organization. All data, functions, and tasks are in modules except for system tasks and functions, which are global and can be defined in the PLI. A Verilog module can contain instances of other modules. Any uninstantiated module is at the top level. This does not apply to libraries, which, therefore, have a different status and a different procedure for analyzing them. A hierarchical name can be used to specify any named object from anywhere in the instance hierarchy. The module hierarchy is often arbitrary, and a lot of effort is spent in maintaining port lists.

In Verilog, only `net`, `reg`, `integer`, and `time` data types can be passed through module ports.

SystemVerilog adds many enhancements for representing design hierarchy:

- Packages containing declarations such as data, types, classes, tasks, and functions
- Separate compilation support
- Relaxed rules on port declarations
- Simplified named port connections, using `.name`
- Implicit port connections, using `.*`
- Time unit and time precision specifications bound to modules
- A concept of interfaces to bundle connections between modules (presented in “[Interfaces](#)” on page 721)

An important enhancement in SystemVerilog is the ability to pass a value of any data type through module ports, using nets or variables. This includes reals, arrays, and structures.

Packages

SystemVerilog packages provide an additional mechanism for sharing parameters, data, type, task, function, sequence, and property declarations among multiple SystemVerilog modules, interfaces, and programs. Packages are explicitly named scopes appearing at the outermost level of the source text (at the same level as top-level modules and primitives). Types, variables, tasks, functions, sequences, and properties may be declared within a package. Such declarations may be referenced within modules, macromodules, interfaces, programs, and other packages by either import or fully resolved name.

Packages must not contain any processes. Therefore, `wire` declarations with implicit continuous assignments are not allowed.

```

package_declaration ::=           //See "SystemVerilog Source Text" on page 966
    { attribute_instance } package package_identifier ;
        [ timeunits_declaration ] { { attribute_instance }
package_item }
    endpackage [ : package_identifier ]
package_item ::=           //See "Package Items" on page 974
    package_or_generate_item_declaration
    |
    anonymous_program
    |
    timeunits_declaration
package_or_generate_item_declaration ::=           net_declaration
    |
    data_declaration
    |
    task_declaration
    |
    function_declaration
    |
    dpi_import_export
    |
    extern_constraint_declaration
    |
    class_declaration
    |
    class_constructor_declaration
    |
    parameter_declaration ;
    |
    local_parameter_declaration
    |
    covergroup_declaration
    |
    overload_declaration
    |
    ;

```

Figure 19-1 Package declaration syntax (excerpt from “Formal Syntax” on page 965)

The package declaration creates a scope that contains declarations intended to be shared among one or more compilation units, modules, macromodules, interfaces, or programs. Items within packages are generally type definitions, tasks, and functions. Items within packages cannot have hierarchical references. It is also possible to populate packages with parameters, variables, and nets. This may be useful for global items that are not conveniently passed down through the hierarchy. Variable declaration assignments within the package shall occur before any initial, always, always_comb, always_latch, or always_ff blocks are started, in the same way as variables declared in a compilation unit or module.

The following is an example of a package:

```
package ComplexPkg;
    typedef struct {
        float i, r;
    } Complex;

    function Complex add(Complex a, b);
        add.r = a.r + b.r;
        add.i = a.i + b.i;
    endfunction

    function Complex mul(Complex a, b);
        mul.r = (a.r * b.r) - (a.i * b.i);
        mul.i = (a.r * b.i) + (a.i * b.r);
    endfunction
endpackage : ComplexPkg
```

Referencing Data in Packages

Packages must exist in order for the items they define to be recognized by the scopes in which they are imported.

One way to use declarations made in a package is to reference them using the class scope resolution operator ::.

```
ComplexPkg::Complex cout = ComplexPkg::mul(a, b);
```

An alternate method for utilizing package declarations is via the **import** statement.

```
data_declaration ::=           //See "Type Declarations" on page 975
...
|
|       package_import_declaration
package_import_declaration ::= 
    import package_import_item { , package_import_item } ;
package_import_item ::= 
    package_identifier :: identifier
|
|       package_identifier :: *
```

Figure 19-2 Package import syntax (excerpt from “Formal Syntax” on page 965)

The `import` statement provides direct visibility of identifiers within packages. It allows identifiers declared within packages to be visible within the current scope without a package name qualifier. Two forms of the import statement are provided: explicit import and wildcard import. Explicit import allows control over precisely which symbols are imported:

```
import ComplexPkg::Complex;
import ComplexPkg::add;
```

An explicit import only imports the symbols specifically referenced by the import.

In the example below, the import of the enumeration type `teeth_t` does not import the enumeration literals `ORIGINAL` and `FALSE`. In order to refer to the enumeration literal `FALSE` from package `q`, either add `import q::FALSE` or use a full package reference as in `teeth = q::FALSE;`

```
package p;
    typedef enum { FALSE, TRUE } bool_t;
endpackage

package q;
    typedef enum { ORIGINAL, FALSE } teeth_t;
endpackage

module top1 ;
    import p::*;
    import q::teeth_t;

    teeth_t myteeth;

    initial begin
        myteeth = q:: FALSE; // OK:
        myteeth = FALSE;
```

```

// ERROR: Direct reference to FALSE refers to the
// FALSE enumeration literal imported from p
end
endmodule

module top2 ;
    import p::*;

    import q::teeth_t, q::ORIGINAL, q::FALSE;

    teeth_t myteeth;

    initial begin
        myteeth = FALSE;
    // OK: Direct reference to FALSE refers to the
    // FALSE enumeration literal imported from q
    end
endmodule

```

An explicit import shall be illegal if the imported identifier is declared in the same scope or explicitly imported from another package. Importing an identifier from the same package multiple times is allowed.

A wildcard import allows all identifiers declared within a package to be imported provided the identifier is not otherwise defined in the importing scope:

```
import ComplexPkg::*;


```

A wildcard import makes each identifier within the package a candidate for import. Each such identifier is imported only when it is referenced in the importing scope and it is neither declared nor explicitly imported into the scope. Similarly, a wildcard import of an identifier is overridden by a subsequent declaration of the same identifier in the same scope. If the same identifier is wildcard imported into a scope from two different packages, the identifier shall be undefined within that scope, and an error results if the identifier is used.

Search Order Rules

Table 19-1 describes the search order rules for the declarations imported from a package. For the purposes of the discussion below, consider the following package declarations:

```
package p;
    typedef enum { FALSE, TRUE } BOOL;
    const BOOL c = FALSE;
endpackage
package q;
    const int c = 0;
endpackage
```

When using a wildcard import, a reference to an undefined identifier that is declared within the package causes that identifier to be imported into the local scope. However, an error results if the same identifier is later declared or explicitly imported. This is shown in the following example:

```
module foo;
    import q::*;
    wire a = c;
// This statement forces the import of q:c;
    import p:c;
// The conflict with q:c and p:c creates an error.
endmodule
```

Table 19-1 Scoping rules for package importation

Example	Description	Scope containing a local declaration of c	Scope not containing a local declaration of c	Scope containing a declaration of c imported using import q::c	Scope containing a declaration of c imported as import q::*
<pre> y = p : T R U E ; </pre>	<p>A qualified package identifier is visible in any scope (without the need for an import clause).</p>	<p>OK</p> <p>Direct reference to C refers to the locally declared C.</p> <p>p :: c refers to the C in package p.</p>	<p>OK</p> <p>Direct reference to C is illegal because it is undefined.</p> <p>p :: c refers to the C in package p.</p>	<p>OK</p> <p>Direct reference to C refers to the C imported from q.</p> <p>p :: c refers to the C in package p.</p>	<p>OK</p> <p>Direct reference to C refers to the C imported from q.</p> <p>p :: c refers to the C in package p.</p>

Table 19-1 Scoping rules for package importation (Continued)

Example	Description	Scope containing a local declaration of c	Scope not containing a local declaration of c	Scope containing a declaration of c imported using import q::c	Scope containing a declaration of c imported as import q::*
<pre> iAll declarations inside package p become potentially directly visible in the importing scope: - C - BOOL - FALSE - TRUE . . Y F A L S E : </pre>	<p>All declarations inside package p become potentially directly visible in the importing scope:</p> <ul style="list-style-type: none"> - C - BOOL - FALSE - TRUE . . Y F A L S E : 	<p>OK</p> <p>Direct reference to c refers to the locally declared c.</p> <p>Direct reference to other identifiers (e.g., FALSE) refers to those implicitly imported from package p.</p>	<p>OK</p> <p>Direct reference to c refers to the c imported from package q.</p>	<p>OK</p> <p>Direct reference to c refers to the c imported from package q.</p>	<p>OK / ERROR</p> <p>c is undefined in the importing scope. Thus, a direct reference to c is illegal and results in an error.</p> <p>The import clause is otherwise allowed.</p>

Table 19-1 Scoping rules for package importation (Continued)

Example	Description	Scope containing a local declaration of c	Scope not containing a local declaration of c	Scope containing a declaration of c imported using import q::c	Scope containing a declaration of c imported as import q::*
<pre> <i>p</i> +-- f +-- c +-- i +-- e +-- d +-- c +-- b +-- a <i>q</i> +-- c +-- f +-- e +-- d +-- c +-- b +-- a <i>c</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>d</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>e</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>f</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>i</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>j</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>k</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>l</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>m</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>n</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>o</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>p</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>q</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>r</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>s</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>t</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>u</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>v</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>w</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>x</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>y</i> +-- f +-- e +-- d +-- c +-- b +-- a <i>z</i> +-- f +-- e +-- d +-- c +-- b +-- a </pre>	<p>The imported identifiers <i>p</i>, <i>q</i>, <i>c</i>, <i>d</i>, <i>e</i>, <i>f</i>, <i>i</i>, <i>j</i>, <i>k</i>, <i>l</i>, <i>m</i>, <i>n</i>, <i>o</i>, <i>p</i>, <i>q</i>, <i>r</i>, <i>s</i>, <i>t</i>, <i>u</i>, <i>v</i>, <i>w</i>, <i>x</i>, <i>y</i>, and <i>z</i> become directly visible in the importing scope: <i>c</i>.</p>	ERROR	"	<p>OK</p> <p>Direct reference to <i>c</i> refers to the <i>c</i> imported from package <i>p</i>.</p>	<p>ERROR</p> <p>It shall be illegal to import an identifier defined in the importing scope.</p> <p>OK / ERROR</p> <p>The import of <i>p</i> :: <i>c</i> makes any prior reference to <i>c</i> illegal.</p> <p>Otherwise, direct reference to <i>c</i> refers to the <i>c</i> imported from package <i>p</i>.</p>

Compilation Units (\$unit Scope)

VCS supports \$unit, which is the name of the scope that encompasses a compilation unit. Its purpose is to allow the unambiguous reference to declarations in the compilation unit scope. Accessing a \$unit variable/type can be done through the scope resolution operator :: (similar to class scope resolution operator used to access package items).

For example:

```
bit b=1'b0;
module top;
    initial
        $display ("b = %b", $unit::b);
        // $unit::b is the one outside the module
        $display ("b = %b", b); // also acceptable
    endmodule
```

\$unit is the recommended scope reference method. In prior versions of VCS, \$root permitted access outside of modules, which led to issues in namespace collision and debuggability. You can use \$root only to access the topmost module to remove any ambiguity in selecting the module if any local instance with a similar name is present.

In VCS, every vlogan command generates a new compilation unit. \$unit works like an implicitly defined package to allow easy sharing of declarations across the compilation unit. The variables and methods defined in \$unit are visible to all modules or programs of the same compilation unit, and not visible to other compilation units.

Let us assume you have two Verilog files, `test1.sv` and `test2.sv`. Both these files have a global variable: `int a` in `test1.sv` and `int b` in `test2.sv`. If you compile these files separately, you get two different `$unit` scopes and you will not be able to access variables declared in other scopes.

However, you can specify both the files for a single compilation unit as illustrated below:

```
%vlogan -sverilog test1.sv test2.sv  
%vcs top -R
```

You get a single `$unit` scope after compiling the files as shown above. This would enable you to access the variables in `test1.sv`.

Important:

If you want to access the variables in `test2.sv`, you must then specify `test2.sv` first with the `vlogan` command as shown below:

```
vlogan -sverilog test2.sv test1.sv
```

One scope can have at most one `$unit`, while one `$unit` can be used by more than one scope. The number of `$unit` scopes is unlimited. `$unit` can contain all that are allowed in a package. Types, nets, variables, tasks, functions, sequences, and properties can be declared within a package.

Module Declarations

```
module_declaration ::= //See "SystemVerilog Source Text" on page 966  
                    module_nonansi_header [ timeunits_declaration ] { module_item }  
                                endmodule [ : module_identifier ]  
| module_ansi_header [ timeunits_declaration ] { non_port_module_item }
```

```

endmodule [ : module_identifier ]
|   { attribute_instance } module_keyword [ lifetime ] module_identifier (.*) ;
|   [ timeunits_declaration ] { module_item } endmodule
[ : module_identifier ]
|   extern module_nonansi_header
|   extern module_ansi_header
module_nonansi_header ::= { attribute_instance } module_keyword [ lifetime ] module_identifier [
parameter_port_list ]
                                list_of_ports ;
module_ansi_header ::= { attribute_instance } module_keyword [ lifetime ] module_identifier [
parameter_port_list ]
                                [ list_of_port_declarations ] ;
module_keyword ::= module | macromodule
timeunits_declaration ::= timeunit time_literal ;
|   timeprecision time_literal ;
|   timeunit time_literal ;
|   timeprecision time_literal ;
|   timeprecision time_literal ;
|   timeunit time_literal ;

```

Figure 19-3 Module declaration syntax (excerpt from “Formal Syntax” on page 965)

Port Declarations

```

inout_declaration ::= //See "Port Declarations" on page 975
                    inout net_port_type list_of_port_identifiers
input_declaration ::= input net_port_type list_of_port_identifiers
|   input variable_port_type list_of_variable_identifiers
output_declaration ::= output net_port_type list_of_port_identifiers
|   output variable_port_type list_of_variable_port_identifiers
interface_port_declaration ::= interface_identifier list_of_interface_identifiers

```

```

|           interface_identifier . modport_identifier  list_of_interface_identifiers
ref_declaration ::= ref variable_port_type list_of_port_identifiers
net_port_type ::=          //See "Net and Variable Types" on page 976
[ net_type ] data_type_or_implicit
variable_port_type ::= var_data_type
var_data_type ::= data_type | var data_type_or_implicit

```

Figure 19-4 Port declaration syntax (excerpt from “Formal Syntax” on page 965)

When a net_port_type contains a data_type, it shall only be legal to omit the explicit net_type when declaring an inout port.

With SystemVerilog, a port can be a declaration of an interface, an event, or a variable or net of any allowed data type, including an array, a structure, or a union. Within this subclause, the term port kind is used to mean any of the net type keywords, or the keyword var, which are used to explicitly declare a port of one of these kinds. If these keywords are omitted in a port declaration, there are default rules for determining the port kind.

```

typedef struct {
    bit isfloat;
    union { int i; shortreal f; } n;
} tagged_st; // named structure

module mh1 (input int in1, input shortreal in2, output
tagged_st out);
    ...
endmodule

```

For the first port, if neither a type nor a direction is specified, then it shall be assumed to be a member of a port list, and any port direction or type declarations must be declared after the port list. This is compatible with the Verilog-1995 syntax. If the first port kind or data type is specified, but no direction is specified, then the port direction shall default to inout. If the first port direction is specified, but no

port kind or data type is specified, then the port shall default to a net of net type `wire`. This default net type can be changed using the `'default_nettype` compiler directive, as in Verilog.

```
// Any declarations must follow the port list because first  
// port does not have either a direction or type specified;  
// Port directions default to inout  
module mh4(x, y);  
    wire x;  
    tri0 y;  
    ...  
endmodule
```

For subsequent ports in the port list, if the direction and the port kind and data type are omitted, then the direction and any port kind and data type are inherited from the previous port. If the direction is omitted, but a port kind or data type is present, then the direction is inherited from the previous port. If the direction is present, but the port kind and data type are omitted, then the port shall default to a net of net type `wire`. This default net type can be changed using the `'default_nettype` compiler directive, as in Verilog.

```
// second port inherits its direction and data type from  
// previous port  
module mh3 (input byte a, b);  
    ...  
endmodule
```

For `input` and `inout` ports, if the port kind is omitted, then the port shall default to a net of net type `wire`. This default net type can be changed using the `'default_nettype` compiler directive, as in Verilog.

```
// the inout port defaults to a net of net type wire  
module mh2 (inout integer a);  
    ...  
endmodule
```

For output ports, if the port kind is omitted, the default port kind depends on how the data type is specified. If the port is declared without the `data_type` syntax, then the port kind defaults to a net of the default net type. This provides backward compatibility with Verilog. If the data type is declared with the `data_type` syntax, the port kind defaults to variable.

Generic interface ports cannot be declared using the Verilog-1995 list of ports style. Generic interface ports can only be declared by using a list of port declaration style.

```
module cpuMod(interface d, interface j);  
  ...  
endmodule
```

Time Unit and Precision

SystemVerilog has a time unit and precision declaration that has the equivalent functionality of the `'timescale` compiler directives in Verilog. Use of these declarations removes the file order dependency problems with compiler directives. The time unit and precision can be declared by the `timeunit` and `timeprecision` keywords, respectively, and set to a time literal, which must be a power of 10 units. For example:

```
timeunit 100ps;  
timeprecision 10fs;
```

There shall be at most one time unit and one time precision for any module, program, package, or interface definition or in any compilation-unit scope. This shall define a time scope. If specified, the `timeunit` and `timeprecision` declarations shall precede any

other items in the current time scope. The `timeunit` and `timeprecision` declarations can be repeated as later items, but must match the previous declaration within the current time scope.

If a `timeunit` is not specified in the module, program, package, or interface definition, then the time unit shall be determined using the following rules of precedence:

1. If a `'timescale` directive has been previously specified (within the compilation unit), then the time unit shall be set to the units of the last `'timescale` directive.
2. Else, if the compilation-unit scope specifies a time unit (outside all other declarations), then the time unit shall be set to the time units of the compilation unit.
3. Else, the default time unit shall be used.

The time unit of the compilation-unit scope can only be set by a `timeunit` declaration, not a `'timescale` directive. If it is not specified, then the default time unit shall be used.

If a `timeprecision` is not specified in the current time scope, then the time precision shall be determined following the same precedence as with time units.

The global time precision is the minimum of all the time precision statements and the smallest time precision argument of all the `'timescale` compiler directives (known as the precision of the time unit of the simulation in 19.8 of IEEE Std 1364) in the design. The `step` time unit is equal to the global time precision. The following example illustrates the usage of `timeunit` and `timeprecision`:

```
//External time unit and precision
timeunit 10ns;
timeprecision 10ns;
```

```

module alu();
    timeprecision 1ps; // local precision has precedence
                        // over the external time precision

    int op1;

    initial
    begin
        #5 op1 = 10;
        $display("value is %d ; Time is %t", op1, $time);
    end

    endmodule

`timescale 1ps/1ps // Timescale directive has precedence
                  // over external timescale
module calculator();
    timeunit 1ns; // local units take priority over directive

    int sum;

    initial
    begin
        #2 sum = 35;
        $display("Sum is %d ; Time is %t", sum, $time);
    end

    endmodule

```

Module Instances

```

module_instantiation ::= //See "Module Instantiation" on page 988
    module_identifier [ parameter_value_assignment ] hierarchical_instance { , hierarchical_instance };
parameter_value_assignment ::= #( [ list_of_parameter_assignments ] )
list_of_parameter_assignments ::=
    ordered_parameter_assignment { , ordered_parameter_assignment }
| named_parameter_assignment { , named_parameter_assignment }
ordered_parameter_assignment ::= param_expression
named_parameter_assignment ::= . parameter_identifier ( [ param_expression ] )

```

```

hierarchical_instance ::= name_of_instance ( [ list_of_port_connections ] )
name_of_instance ::= instance_identifier { unpacked_dimension }
list_of_port_connections ::=
    ordered_port_connection { , ordered_port_connection }
| named_port_connection { , named_port_connection }
ordered_port_connection ::= { attribute_instance } [ expression ]
named_port_connection ::= { attribute_instance } . port_identifier [ ( [ expression ] ) ]
| { attribute_instance } *
param_expression ::= mintypmax_expression | data_type //See "Expressions" on page 1005

```

Figure 19-5 Module instance syntax (excerpt from “Formal Syntax” on page 965)

A module can be used (instantiated) in two ways, hierarchical or top level. Hierarchical instantiation allows more than one instance of the same type. The module name can be a module previously declared or one declared later. Actual parameters can be named or ordered. Port connections can be named, ordered, or implicitly connected. They can be nets, variables, or other kinds of interfaces, events, or expressions. See “Port Connection Rules” on page 706 for the connection rules.

Consider an ALU accumulator (`alu_accum`) example module that includes instantiations of an ALU module, an accumulator register (`accum`) module, and a sign-extension (`xtend`) module. The module headers for the three instantiated modules are shown in the following example code:

```

module alu (
    output reg [7:0] alu_out,
    output reg zero,
    input reg [7:0] ain, bin,
    input reg [2:0] opcode);
    // RTL code for the alu module
endmodule

module accum (

```

```

output reg [7:0] dataout,
input [7:0] datain,
input clk, rst_n);
// RTL code for the accumulator module
endmodule

module xtend (
    output reg [7:0] dout,
    input din,
    input clk, rst_n);
// RTL code for the sign-extension module
endmodule

```

Instantiation Using Positional Port Connections

Verilog has always permitted instantiation of modules using positional port connections, as shown in the `alu_accum1` module example below.

```

module alu_accum1 (
    output [15:0] dataout,
    input [7:0] ain, bin,
    input [2:0] opcode,
    input clk, rst_n);
    wire [7:0] alu_out;
    alu alu (alu_out, , ain, bin, opcode);
    accum accum (dataout[7:0], alu_out, clk, rst_n);
    xtend xtend (dataout[15:8], alu_out[7], clk, rst_n);
endmodule

```

As long as the connecting variables are ordered correctly and are the same size as the instance ports to which they are connected, there shall be no warnings and the simulation shall work as expected.

Instantiation Using Named Port Connections

Verilog has always permitted instantiation of modules using named port connections, as shown in the `alu_accum2` module example below.

```
module alu_accum2 (
    output [15:0] dataout,
    input [7:0] ain, bin,
    input [2:0] opcode,
    input clk, rst_n);
    wire [7:0] alu_out;

    alu alu (.alu_out(alu_out), .zero(),
              .ain(ain), .bin(bin), .opcode(opcode)),
              accum accum (.dataout(dataout[7:0]),
              .datain(alu_out), .clk(clk), .rst_n(rst_n));
              xtend xtend (.dout(dataout[15:8]),
              .din(alu_out[7]), .clk(clk), .rst_n(rst_n));
endmodule
```

Named port connections do not have to be ordered the same as the ports of the instantiated module. The variables connected to the instance ports must be the same size, or a port-size mismatch warning shall be reported.

Instantiation Using Implicit .name Port Connections

SystemVerilog adds the capability to implicitly instantiate ports using a `.name` syntax if the instance port name and equivalent type match the connecting declaration port name and type. This enhancement eliminates the requirement to list a port name twice when the port name and declaration name are the same, while still listing all of the ports of the instantiated module for documentation purposes.

In the following `alu_accum3` example, all of the ports of the instantiated `alu` module match the names of the declarations connected to the ports, except for the unconnected zero port, which is listed using a named port connection, showing that the port is unconnected. Implicit .name port connections are made for all name and equivalent type matching connections on the instantiated module.

In the same `alu_accum3` example, the `accum` module has an 8-bit port called `dataout` that is connected to a 16-bit bus called `dataout`. Because the internal and external sizes of `dataout` do not match, the port must be connected by name, showing which bits of the 16-bit bus are connected to the 8-bit port. The `datain` port on the `accum` is connected to a bus by a different name (`alu_out`); therefore, this port is also connected by name. The `clk` and `rst_n` ports are connected using implicit .name port connections. Also in the same `alu_accum3` example, the `xtend` module has an 8-bit output port called `dout` and a 1-bit input port called `din`. Because neither of these port names matches the names (or sizes) of the connecting declarations, both are connected by name. The `clk` and `rst_n` ports are connected using implicit .name port connections.

```
module alu_accum3 (
    output [15:0] dataout,
    input [7:0] ain, bin,
    input [2:0] opcode,
    input clk, rst_n);
    wire [7:0] alu_out;

    alu alu (.alu_out, .zero(), .ain, .bin, .opcode);
    accum   accum   (.dataout(dataout[7:0]),
                    .datain(alu_out), .clk, .rst_n);
    xtend  xtend(.dout(dataout[15:8]), .din(alu_out[7]), .clk,
                 .rst_n);
endmodule
```

A *.port_identifier* port connection is semantically equivalent to the named port connection *.port_identifier*(*port_identifier*) with the following exceptions:

- The port connection shall not create an implicit wire declaration.
- The declarations on each side of the port connection shall have equivalent data types.
- An implicit *.port_identifier* port connection between nets of two dissimilar net types shall generate an error when it is a warning in an explicit named port connection as required by IEEE Std 1364.

Instantiation Using Implicit *.** Port Connections

SystemVerilog adds the capability to implicitly instantiate ports using a *.** syntax for all ports where the instance port name matches the connecting port name and their data types are equivalent. This enhancement eliminates the requirement to list any port where the name and type of the connecting declaration match the name and equivalent type of the instance port. This implicit port connection style is used to indicate that all port names and types match the connections where emphasis is placed only on the exception ports. The implicit *.** port connection syntax can greatly facilitate rapid block-level testbench generation where all of the testbench declarations are chosen to match the instantiated module port names and types.

In the following `alu_accum4` example, all of the ports of the instantiated `alu` module match the names of the variables connected to the ports, except for the unconnected zero port, which is listed using a named port connection, showing that the port is unconnected. The implicit *.** port connection syntax connects all other ports on the instantiated module.

In the same `alu_accum4` example, the `accum` module has an 8-bit port called `dataout` that is connected to a 16-bit bus called `dataout`. Because the internal and external sizes of `dataout` do not match, the port must be connected by name, showing which bits of the 16-bit bus are connected to the 8-bit port. The `datain` port on the `accum` is connected to a bus by a different name (`alu_out`); therefore, this port is also connected by name. The `clk` and `rst_n` ports are connected using implicit `.*` port connections. Also in the same `alu_accum4` example, the `xtend` module has an 8-bit output port called `dout` and a 1-bit input port called `din`. Because neither of these port names matches the names (or sizes) of the connecting declarations, both are connected by name. The `clk` and `rst_n` ports are connected using implicit `.*` port connections.

```
module alu_accum4 (
    output [15:0] dataout,
    input [7:0] ain, bin,
    input [2:0] opcode,
    input clk, rst_n);
    wire [7:0] alu_out;

    alu      alu      (.*, .zero());
    accum    accum    (.*, .dataout(dataout[7:0]),
    .datain(alu_out));
    xtend    xtend    (.*, .dout(dataout[15:8]),
    .din(alu_out[7]));
endmodule
```

An implicit `.*` port connection is semantically equivalent to a default `.name` port connection for every port declared in the instantiated module with the exception that `.*` does not create a sufficient reference for a wildcard import of a name from a package. A named port connection can be mixed with a `.*` connection to override a port connection to a different expression or to leave a port unconnected.

A named or implicit .name connection can be mixed with a .* connection to create a sufficient reference for a wildcard import of a name from a package.

When the implicit .* port connection is mixed in the same instantiation with named port connections, the implicit .* port connection token can be placed anywhere in the port list. The .* token can only appear at most once in the port list.

Modules can be instantiated into the same parent module using any combination of legal positional, named, implicit .name connected and implicit .* connected instances, as shown in alu_accum5 example below.

```
module alu_accum5 (
    output [15:0] dataout,
    input [7:0] ain, bin,
    input [2:0] opcode,
    input clk, rst_n);
    wire [7:0] alu_out;
    // mixture of named port connections and
    // implicit .name port connections
    alu alu (.ain(ain), .bin(bin), .alu_out, .zero(),
    .opcode);
    // positional port connections
    accum accum (dataout[7:0], alu_out, clk, rst_n);
    // mixture of named port connections and implicit .* port
    // connections
    xtend xtend (.dout(dataout[15:8]), .*,.din(alu_out[7]));
endmodule
```

Port Connection Rules

SystemVerilog extends Verilog port connections by making values of all data types on variables and nets available to passthrough ports. It does this by allowing both sides of a port connection to have assignment-compatible data types and by allowing continuous assignments to variables. It also creates a new type of port qualifier, `ref`, to allow shared variable behavior across a port by passing a hierarchical reference.

Port Connection Rules for Variables

If a port declaration has a variable data type, then its direction controls how it can be connected when instantiated, as follows:

- An input port can be connected to any expression of a compatible data type. A continuous assignment shall be implied when a variable is connected to an input port declaration. Assignments to variables declared as an input port shall be illegal. If left unconnected, the port shall have the default initial value corresponding to the data type.
- An output port can be connected to a variable (or a concatenation) of a compatible data type. A continuous assignment shall be implied when a variable is connected the output port of an instance. Procedural or continuous assignments to a variable connected to the output port of an instance shall be illegal.
- An output port can be connected to a net (or a concatenation) of a compatible data type. In this case, multiple drivers shall be permitted on the net as in Verilog.

- A variable data type is not permitted on either side of an `inout` port.
- A `ref` port shall be connected to an equivalent variable data type. References to the port variable shall be treated as hierarchical references to the variable to which it is connected in its instantiation. This kind of port cannot be left unconnected. See “[Equivalent Types](#)” on page 165.

Code examples are in `$VCS_HOME/doc/examples/basic-hdl/systemverilog/refport`.

Port Connection Rules for Nets

If a port declaration has a net type, such as `wire`, then its direction controls how it can be connected as follows:

- An input can be connected to any expression of a compatible data type. If left unconnected, it shall have the value '`z`'.
- An output can be connected to a net or variable (or a concatenation of nets or variables) of a compatible data type.
- An inout can be connected to a net (or a concatenation of nets) of a compatible data type or left unconnected, but cannot be connected to a variable.

If there is a data type difference between the port declaration and connection, an initial value change event can be caused at time zero.

Port Connection Rules for Interfaces

A port declaration can be a generic interface or named interface type. An interface port instance must always be connected to an interface instance or a higher level interface port. An interface port cannot be left unconnected.

If a port declaration has a generic interface type, then it can be connected to an interface instance of any type. If a port declaration has a named interface type, then it must be connected to an interface instance of the identical type.

Compatible Port Types

The same rules are used for compatible port types as for assignment compatibility. SystemVerilog does not change any of the other port connection compatibility rules.

Name Spaces

SystemVerilog has eight name spaces for identifiers: two are global (definitions name space and package name space), two are global to the compilation unit (compilation unit name space and text macro name space), and four are local. The eight name spaces are described as follows:

- The definitions name space unifies all the non-nested module, macromodule, primitive, program, and interface identifiers defined outside of all other declarations. Once a name is used to define a module, macromodule, primitive, program, or interface within one compilation unit, the name shall not be used again (in any compilation unit) to declare another non-nested module, macromodule, primitive, program, or interface outside of all other declarations. This is compatible with the definitions name space as defined in Verilog.
- The package name space unifies all the package identifiers defined among all compilation units. Once a name is used to define a package within one compilation unit, the name shall not be used again to declare another package within any compilation unit.
- The compilation-unit scope name space exists outside the module, macromodule, interface, package, program, and primitive constructs. It unifies the definitions of the functions, tasks, parameters, named events, net declarations, variable declarations, and user-defined types within the compilation-unit scope.
- The *text macro name space* is global within the compilation unit. Because text macro names are introduced and used with a leading ` character, they remain unambiguous with any other name space. The text macro names are defined in the linear order of appearance in the set of input files that make up the compilation unit. Subsequent definitions of the same name override the previous definitions for the balance of the input files.

- The *module* name space is introduced by the module, macromodule, interface, package, program, and primitive constructs. It unifies the definition of modules, macromodules, interfaces, programs, functions, tasks, named blocks, instance names, parameters, named events, net declarations, variable declarations, and user-defined types within the enclosing construct.
- The block name space is introduced by named or unnamed blocks, the specify, function, and task constructs. It unifies the definitions of the named blocks, functions, tasks, parameters, named events, variable type of declaration, and user-defined types within the enclosing construct.
- The *port name* space is introduced by the module, macromodule, interface, primitive, and program constructs. It provides a means of structurally defining connections between two objects that are in two different name spaces. The connection can be unidirectional (either input or output) or bidirectional (inout or ref). The port name space overlaps the module and the block name spaces. Essentially, the port name space specifies the type of connection between names in different name spaces. The port type of declarations includes `input`, `output`, `inout`, and `ref`. A port name introduced in the port name space can be reintroduced in the module name space by declaring a variable or a net with the same name as the port name.
- The *attribute name* space is enclosed by the `(* and *)` constructs attached to a language element (see “[Structure Literals](#)” on page [58](#)). An attribute name can be defined and used only in the attribute name space. Any other type of name cannot be defined in this name space.

Hierarchical Names

Hierarchical names are also called *nested identifiers*. They consist of instance names separated by periods, where an instance name can be an array element. The instance name \$root refers to the top of the instantiated design and is used to unambiguously gain access to the top of the design.

```
$root.mymodule.u1 // absolute name u1.struct1.field1  
// u1 must be visible locally or above, including globally  
adder1[5].sum
```

Nested identifiers can be read (in expressions), written (in assignments or in task or function calls) or triggered off (in event expressions). They can also be used as task or function names.

Hierarchy

712

20

Interfaces

Code examples are in \$VCS_HOME/doc/examples/basic-hdl/systemverilog/interfaces_ex1 and interfaces_ex2.

The communication between blocks of a digital system is a critical area that can affect everything from ease of RTL coding to hardware-software partitioning to performance analysis to bus implementation choices and protocol checking. The `interface` construct in SystemVerilog was specifically created to encapsulate the communication between block, allowing a smooth migration from abstract system-level design through successive refinement down to lower level register-transfer and structural views of the design. By encapsulating the communication between blocks, the `interface` construct also facilitates design reuse. The inclusion of interface capabilities is one of the major advantages of SystemVerilog.

At its lowest level, an interface is a named bundle of nets or variables. The interface is instantiated in a design and can be accessed through a port as a single item, and the component nets or variables referenced where needed. A significant proportion of a Verilog design often consists of port lists and port connection lists, which are just repetitions of names. The ability to replace a group of names by a single name can significantly reduce the size of a description and improve its maintainability.

Additional power of the interface comes from its ability to encapsulate functionality as well as connectivity, making an interface, at its highest level, more like a class template. An interface can have parameters, constants, variables, functions, and tasks. The types of elements in an interface can be declared, or the types can be passed in as parameters. The member variables and functions are referenced relative to the instance name of the interface as instance member. Thus, modules that are connected via an interface can simply call the task or function members of that interface to drive the communication. With the functionality thus encapsulated in the interface and isolated from the module, the abstraction level and/or granularity of the communication protocol can be easily changed by replacing the interface with a different interface containing the same members, but implemented at a different level of abstraction. The modules connected via the interface do not need to change at all.

To provide direction information for module ports and to control the use of tasks and functions within particular modules, the `modport` construct is provided. As the name indicates, the directions are those seen from the module.

In addition to task and function methods, an interface can also contain processes (i.e., `initial` or `always` blocks) and continuous assignments, which are useful for system-level modeling and

testbench applications. This allows the interface to include, for example, its own protocol checker that automatically verifies that all modules connected via the interface conform to the specified protocol. Other applications, such as functional coverage recording and reporting, protocol checking, and assertions can also be built into the interface.

The methods can be abstract, i.e., defined in one module and called in another, using the export and import constructs. This could be coded using hierarchical path names, but this would impede reuse because the names would be design-specific. A better way is to declare the task and function names in the interface and to use local hierarchical names from the interface instance for both definition and call. Broadcast communication is modeled by **forkjoin** tasks, which can be defined in more than one module and executed concurrently.

Interface Syntax

```
interface_declaration ::=           //See "SystemVerilog Source Text" on page 966
    interface_nonansi_header [ timeunits_declaration ] { interface_item }
                                endinterface [ : interface_identifier ]
| 
    interface_ansi_header [ timeunits_declaration ] { non_port_interface_item }
                                endinterface [ : interface_identifier ]
| 
    { attribute_instance } interface interface_identifier (.*);
                                [ timeunits_declaration ] { interface_item }
                                endinterface [ : interface_identifier ]
                                extern interface_nonansi_header
| 
                                extern interface_ansi_header
interface_nonansi_header ::=
    { attribute_instance } interface [ lifetime ] interface_identifier
                                [ parameter_port_list ] list_of_ports ;
interface_ansi_header ::=
    { attribute_instance } interface [ lifetime ] interface_identifier
                                [ parameter_port_list ] [ list_of_port_declarations ] ;
```

```

modport_declaration ::= modport modport_item { , modport_item } ; //See "Interface Declarations" on
page 981
modport_item ::= modport_identifier ( modport_ports_declarator { , modport_ports_declarator } )
modport_ports_declarator ::=
    { attribute_instance } modport_simple_ports_declarator
    | { attribute_instance } modport_tf_ports_declarator
    | { attribute_instance } modport_clocking_declarator
modport_clocking_declarator ::= clocking clocking_identifier
modport_simple_ports_declarator ::=
    port_direction modport_simple_port { , modport_simple_port }
modport_simple_port ::= 
    port_identifier
    | . port_identifier ( [ expression ] )
modport_tf_ports_declarator ::=
import_export modport_tf_port { , modport_tf_port }
modport_tf_port ::= 
    method_prototype
    | tf_identifier
import_export ::= import | export
interface_instantiation ::= //See "Interface Instantiation" on page 988
    interface_identifier [ parameter_value_assignment ]
    hierarchical_instance { , hierarchical_instance } ;

```

Figure 20-1 Interface syntax (excerpt from “Formal Syntax” on page 965)

The `interface` construct provides a new hierarchical structure. It can contain smaller interfaces and can be passed through ports.

The aim of interfaces is to encapsulate communication. At the lower level, this means bundling variables and nets in interfaces and can impose access restrictions with port directions in modports. The modules can be made generic so that the interfaces can be changed. The following examples show these features. At a higher level of abstraction, communication can be done by tasks and functions. Interfaces can include task and function definitions or just task and function prototypes, see “[Example of Using Tasks in Interface](#)” on page 742 with the definition in one module (server/slave) and the call in another (client/master).

A simple `interface` declaration is as follows:

```
interface identifier;  
  ...  
  interface_items  
  ...  
endinterface [ : identifier ]
```

See Syntax “[Interface syntax \(excerpt from “Formal Syntax” on page 965\)](#)” on page 724 for the complete syntax.

An interface can be instantiated hierarchically like a module, with or without ports. For example:

```
myinterface #(100) scalar1(), vector[9:0]();
```

In this example, 11 instances of the interface of type `myinterface` have been instantiated, and the first parameter within each interface is changed to 100. One `myinterface` instance is instantiated with the name `scalar1`, and an array of 10 `myinterface` interfaces are instantiated with instance names `vector[9]` to `vector[0]`.

Interfaces can be declared and instantiated in modules (either flat or hierarchical), but modules can neither be declared nor instantiated in interfaces.

Verilog does not permit a `defparam` statement within an array of instances to modify a parameter outside the hierarchy of the instance defining the `defparam` (see 12.2.1 of IEEE Std 1364). In SystemVerilog, a `defparam` within an instance whose port actuals refer to an arrayed interface shall be subject to the same restriction: a `defparam` shall not modify a parameter outside the hierarchy of such an instance.

The simplest use of an interface is to bundle wires, as illustrated in the examples below.

If the actual of an interface port connection is a hierarchical reference to an interface or a modport of a hierarchically referenced interface, the hierarchical reference shall refer to an interface instance and shall not resolve through an arrayed instance or a `generate` block.

Example Without Using Interfaces

This example shows a simple bus implemented without interfaces. The logic type, as used in this example, can replace wire and reg if no resolution of multiple drivers is needed.

```
module memMod(
    input bit req,
    bit clk,
    bit start,
    logic [1:0] mode,
    logic [7:0] addr,
    inout wire [7:0] data,
    output bit gnt,
    bit rdy );

    logic avail;

    ...

endmodule

module cpuMod(
    input bit clk,
    bit gnt,
    bit rdy,
    inout wire [7:0] data,
    output bit req,
    bit start,
    logic [7:0] addr,
    logic [1:0] mode );
```

```

    ...
endmodule

module top;
    logic req, gnt, start, rdy; // req is logic not bit here
    logic clk = 0;
    logic [1:0] mode;
    logic [7:0] addr;
    wire [7:0] data;

    memMod mem(req, clk, start, mode, addr, data, gnt, rdy);
    cpuMod cpu(clk, gnt, rdy, data, req, start, addr, mode);
endmodule

```

Interface Example Using a Named Bundle

The simplest form of a SystemVerilog interface is a bundled collection of variables or nets. When an interface is referenced as a port, the variables and nets in it are assumed to have **ref** and **inout** access, respectively. The following interface example shows the basic syntax for defining, instantiating, and connecting an interface. Usage of the SystemVerilog interface capability can significantly reduce the amount of code required to model port connections.

```

interface simple_bus; // Define the interface
    logic req, gnt;
    logic [7:0] addr, data;
    logic [1:0] mode;
    logic start, rdy;
endinterface: simple_bus

module memMod(simple_bus a,
    input bit clk); // Access the simple_bus interface

```

```

logic avail;

// When memMod is instantiated in module top, a.req is the req
// signal in the sb_intf instance of the 'simple_bus'
// interface

    always @(posedge clk) a.gnt <= a.req & avail;
endmodule

module cpuMod(simple_bus b, input bit clk);
    ...
endmodule

module top;
    logic clk = 0;

    simple_bus sb_intf(); // Instantiate the interface

    memMod mem(sb_intf, clk);
    // Connect the interface to the module instance
    cpuMod cpu(.b(sb_intf), .clk(clk));
    // Either by position or by name
endmodule

```

In the preceding example, if the same identifier, `sb_intf`, had been used to name the `simple_bus` interface in the `memMod` and `cpuMod` module headers, then implicit port declarations also could have been used to instantiate the `memMod` and `cpuMod` modules into the top module, as shown below.

```

module memMod (simple_bus sb_intf, input bit clk);
    ...
endmodule

module cpuMod (simple_bus sb_intf, input bit clk);
    ...
endmodule

module top;

```

```

logic clk = 0;

simple_bus sb_intf();

memMod mem (.*) ; // implicit port connections
cpuMod cpu (.*) ; // implicit port connections
endmodule

```

Interface Example Using a Generic Bundle

A module header can be created with an unspecified interface reference as a placeholder for an interface to be selected when the module itself is instantiated. The unspecified interface is referred to as a *generic interface reference*.

This generic interface reference can only be declared by using the list of port declaration style of reference. It shall be illegal to declare such a generic interface reference using the Verilog-1995 list of ports style.

The following interface example shows how to specify a generic interface reference in a module definition:

```

// memMod and cpuMod can use any interface
module memMod (interface a, input bit clk);
    ...
endmodule

module cpuMod(interface b, input bit clk);
    ...
endmodule

interface simple_bus; // Define the interface
    logic req, gnt;
    logic [7:0] addr, data;
    logic [1:0] mode;
    logic start, rdy;

```

```

endinterface: simple_bus

module top;
    logic clk = 0;

    simple_bus sb_intf(); // Instantiate the interface

    // Reference the sb_intf instance of the simple_bus
    // interface from the generic interfaces of the
    // memMod and cpuMod modules

    memMod mem (.a(sb_intf), .clk(clk));
    cpuMod cpu (.b(sb_intf), .clk(clk));
endmodule

```

An implicit port cannot be used to reference a generic interface. A named port must be used to reference a generic interface, as shown below.

```

module memMod (interface a, input bit clk);
    ...
endmodule

module cpuMod (interface b, input bit clk);
    ...
endmodule

module top;
    logic clk = 0;

    simple_bus sb_intf();

    memMod mem (*.a(sb_intf));
    // partial implicit port connections
    cpuMod cpu (*.b(sb_intf));
    // partial implicit port connections
endmodule

```

Ports in Interfaces

One limitation of simple interfaces is that the nets and variables declared within the interface are only used to connect to a port with the same nets and variables. To share an external net or variable, one that makes a connection from outside of the interface as well as forming a common connection to all module ports that instantiate the interface, an interface port declaration is required. The difference between nets or variables in the interface port list and other nets or variables within the interface is that only those in the port list can be connected externally by name or position when the interface is instantiated.

```
interface i1 (input a, output b, inout c);
    wire d;
endinterface
```

The wires `a`, `b`, and `c` can be individually connected to the interface and thus shared with other interfaces.

The following example shows how to specify an interface with inputs, following a wire to be shared between two instances of the interface:

```
interface simple_bus (input bit clk);
    // Define the interface
    logic req, gnt;
    logic [7:0] addr, data;
    logic [1:0] mode;
    logic start, rdy;
endinterface: simple_bus

module memMod(simple_bus a); // Uses just the interface
    logic avail;

    always @(posedge a.clk)
```

```

// the clk signal from the interface

    a.gnt <= a.req & avail;
// a.req is in the 'simple_bus' interface
endmodule

module cpuMod(simple_bus b);
    ...
endmodule

module top;
    logic clk = 0;

    simple_bus sb_intf1(clk); // Instantiate the interface
    simple_bus sb_intf2(clk); // Instantiate the interface
    memMod mem1(.a(sb_intf1));

    // Reference simple_bus 1 to memory 1
    cpuMod cpu1(.b(sb_intf1));
    memMod mem2(.a(sb_intf2));
    // Reference simple_bus 2 to memory 2

    cpuMod cpu2(.b(sb_intf2));
endmodule

```

In the preceding example, the instantiated interface names do not match the interface names used in the `memMod` and `cpuMod` modules; therefore, implicit port connections cannot be used for this example.

Modports

To restrict interface access within a module, there are modport lists with directions declared within the interface. The keyword `modport` indicates that the directions are declared as if inside the module.

```
interface i2;
```

```

wire a, b, c, d;
modport master (input a, b, output c, d);
modport slave (output a, b, input c, d);
endinterface

```

In this example, the modport list name (master or slave) can be specified in the module header, where the interface name selects an interface and the modport name selects the appropriate directional information for the interface signals accessed in the module header.

```

module m (i2.master i);
    ...
endmodule

module s (i2.slave i);
    ...
endmodule

module top;
    i2 i();
    m u1(.i(i));
    s u2(.i(i));
endmodule

```

The syntax of `interface_name.modport_name reference_name` gives a local name for a hierarchical reference. This technique can be generalized to any interface with a given modport name by writing `interface.modport_name reference_name`.

The modport list name (master or slave) can also be specified in the port connection with the module instance, where the modport name is hierarchical from the interface instance.

```

module m (i2 i);
    ...
endmodule

```

```

module s (i2 i);
    ...
endmodule

module top;
    i2 i();
    m u1(.i(i.master));
    s u2(.i(i.slave));
endmodule

```

If a port connection specifies a modport list name in both the module instance and module header declaration, then the two modport list names shall be identical.

All of the names used in a **modport** declaration shall be declared by the same interface as the modport itself. In particular, the names used shall not be those declared by another enclosing interface, and a **modport** declaration shall not implicitly declare new ports.

The following interface declarations would be illegal:

```

interface i;
    wire x, y;

    interface illegal_i;
        wire a, b, c, d;
        // x, y not declared by this interface
        modport master(input a, b, x, output c, d, y);
        modport slave(input a, b, x, output c, d, y);
    endinterface : illegal_i

endinterface : i

interface illegal_i;
    // a, b, c, d not declared by this interface
    modport master(input a, b, output c, d);

```

```

modport slave(output a, b, output c, d);
endinterface : illegal_i

```

Adding modports to an interface does not require that any of the modports be used when the interface is used. If no modport is specified in the module header or in the port connection, then all the nets and variables in the interface are accessible with direction inout or ref, as in the examples above.

Example of Named Port Bundle

This interface example shows how to use modports to control signal directions as in port declarations. It uses the modport name in the module definition.

```

interface simple_bus (input bit clk);
    // Define the interface
    logic req, gnt;
    logic [7:0] addr, data;
    logic [1:0] mode;
    logic start, rdy;

    modport slave ( input req, addr, mode, start, clk,
                    output gnt, rdy, ref data);

    modport master( input gnt, rdy, clk, output req, addr,
                     mode, start, ref data);
    endinterface: simple_bus

module memMod (simple_bus.slave a);
    // interface name and modport name
    logic avail;

    always @(posedge a.clk)
    // the clk signal from the interface

```

```

        a.gnt <= a.req & avail;
// the gnt and req signal in the interface
endmodule

module cpuMod (simple_bus.master b);
    ...
endmodule

module top;
    logic clk = 0;

    simple_bus sb_intf(clk); // Instantiate the interface

    initial repeat(10) #10 clk++;

    memMod mem(.a(sb_intf));

    // Connect the interface to the module instance
    cpuMod cpu(.b(sb_intf));
endmodule

```

Example of Connecting Port Bundle

This interface example shows how to use modports to restrict interface signal access and control their direction. It uses the modport name in the module instantiation.

```

interface simple_bus (input bit clk);
// Define the interface
    logic req, gnt;
    logic [7:0] addr, data;
    logic [1:0] mode;
    logic start, rdy;

    modport slave (input req, addr, mode, start, clk,
    output gnt, rdy, ref data);

    modport master(input gnt, rdy, clk, output req, addr,

```

```

mode, start, ref data);

endinterface: simple_bus

module memMod(simple_bus a); // Uses just the interface name
    logic avail;

    always @(posedge a.clk)
        // the clk signal from the interface
        a.gnt <= a.req & avail;
        // the gnt and req signal in the interface
    endmodule

module cpuMod(simple_bus b);
    ...
endmodule

module top;
    logic clk = 0;

    simple_bus sb_intf(clk); // Instantiate the interface

    initial repeat(10) #10 clk++;

    memMod mem(sb_intf.slave);
    // Connect the modport to the module instance
    cpuMod cpu(sb_intf.master);
endmodule

```

Example Using a Generic Interface Modports

VCS and VCSMX supports `interface.<modportname>` as a port declaration and highconn dictates the interface type chosen. The specified interface should have the modport called `<modportname>` else, VCS and VCSMX issue an error.

The following modport example shows how to specify a modport as a port of a module definition:

```
// generic interface modports
interface intf2 #(parameter start_factor = 100);
    bit clk;
    int factor = start_factor;
    reg [31:0] bus;
    modport clocker(output clk);
endinterface

module top;
    localparam factor = 678;
    localparam task_delay = 3;
    localparam init_val = 4'b0011;
    localparam clk_period = 5;

    intf2 #(factor) intf2_inst();
    clocker #(clk_period) cl1(intf2_inst);

    initial
        #(clk_period * task_delay * init_val) $finish;
endmodule

module clocker #(parameter dly = 0)
(interface.clocker mp1);
    initial mp1.clk = 1'b0;
    always #dly mp1.clk = ~mp1.clk;
endmodule
```

Clocking Blocks and Modports

The **modport** construct can also be used to specify the direction of clocking blocks declared within an interface. As with other **modport** declarations, the directions of the **clocking** block are those seen from the module in which the interface becomes a port. The syntax for this is shown below.

```

modport_declaration ::= modport modport_item { , modport_item } ; //See "Interface Declarations" on
page 981
modport_item ::= modport_identifier ( modport_ports_declaration { , modport_ports_declaration } )
modport_ports_declaration ::= 
    { attribute_instance } modport_simple_ports_declaration
    | { attribute_instance } modport_tf_ports_declaration
    | { attribute_instance } modport_clocking_declaration
modport_clocking_declaration ::= clocking clocking_identifier

```

Figure 20-2 Modport clocking declaration syntax (excerpt from “Formal Syntax” on page 965)

All of the clocking blocks used in a **modport** declaration shall be declared by the same interface as the modport itself. Like all **modport** declarations, the direction of the clocking signals are those seen from the module in which the interface becomes a port. The example below shows how modports can be used to create both synchronous as well as asynchronous ports. When used in conjunction with virtual interfaces (see “[Virtual Interfaces Modports and Clocking Blocks](#)” on page 753), these constructs facilitate the creation of abstract synchronous models.

```

interface A_Bus( input bit clk;
    wire req, gnt;
    wire [7:0] addr, data;

    clocking sb @(posedge clk);
        input gnt;
        output req, addr;
        inout data;

        property p1; req ##[1:3] gnt; endproperty
    endclocking

    modport DUT ( input clk, req, addr,
// Device under test modport
        output gnt,
        inout data );

    modport STB ( clocking sb );

```

```

// synchronous testbench modport

    modport TB ( input gnt, // asynchronous testbench modport
                  output req, addr,
                  inout data );
endinterface

```

The above interface `A_Bus` can then be instantiated as shown below:

```

module dev1(A_Bus.DUT b); // Some device: Part of the design
    ...
endmodule
module dev2(A_Bus.DUT b); // Some device: Part of the design
    ...
endmodule

module top;
    bit clk;

    A_Bus b1( clk );
    A_Bus b2( clk );

    dev1 d1( b1 );
    dev2 d2( b2 );

    T tb( b1, b2 );
endmodule

program T (A_Bus.STB b1, A_Bus.STB b2 );
// testbench: 2 synchronous ports

    assert property (b1.p1);
// assert property from within program

    initial begin
        b1.sb.req <= 1;
        wait( b1.sb.gnt == 1 );
        ...
        b1.sb.req <= 0;
        b2.sb.req <= 1;
    end

```

```

    wait( b2.sb.gnt == 1 ) ;
    ...
    b2.sb.req <= 0 ;
end
endprogram

```

The example above shows the `program` block using the synchronous interface designated by the clocking modport of interface ports `b1` and `b2`. In addition to the procedural drives and samples of the clocking block signals, the program asserts the property `p1` of one of its interfaces `b1`.

Tasks and Functions in Interfaces

Tasks and functions can be defined within an interface, or they can be defined within one or more of the modules connected. This allows a more abstract level of modeling. For example, “read” and “write” can be defined as tasks, without reference to any wires, and the master module can merely call these tasks. In a `modport`, these tasks are declared as `import` tasks.

A function prototype specifies the types and directions of the arguments and the return value of a function that is defined elsewhere. Similarly, a task prototype specifies the types and directions of the arguments of a task that is defined elsewhere.

The number and types of arguments in a prototype must match the argument types in the function or task declaration. The rules for type matching are described in “[Matching Types](#)” on page 163. If a default argument value is needed in a subroutine call, it shall be specified in the prototype. If an argument has default values specified in both the prototype and the declaration, the specified values need not be the same, but the default value used shall be the one specified in the

prototype. Formal argument names in a prototype shall be optional unless default argument values or argument binding by name is used or additional unpacked dimensions are declared. The formal argument names in the prototype shall be the same as the formal argument names in a declaration.

If a module is connected to a modport containing an exported task or function and the module does not define that task or function, then an elaboration error shall occur. Similarly, if the modport contains an exported task or function prototype and the task or function defined in the module does not exactly match that prototype, then an elaboration error shall occur.

If the tasks or functions are defined in a module, using a hierarchical name, they must also be declared as **extern** in the interface in a modport.

Tasks (not functions) can be defined in a module that is instantiated twice, e.g., two memories driven from the same central processing unit (CPU). Such multiple task definitions are allowed by an **extern forkjoin** declaration in the interface.

Example of Using Tasks in Interface

```
interface simple_bus (input bit clk);
// Define the interface
    logic req, gnt;
    logic [7:0] addr, data;
    logic [1:0] mode;
    logic start, rdy;

    task masterRead(input logic [7:0] raddr);
// masterRead method
    // ...
endtask: masterRead
```

```

task slaveRead; // slaveRead method
    // ...
endtask: slaveRead

endinterface: simple_bus

module memMod(interface a); // Uses any interface
    logic avail;

    always @(posedge a.clk)
        // the clk signal from the interface
        a.gnt <= a.req & avail
        // the gnt and req signals in the interface

    always @(a.start)
        a.slaveRead;
endmodule

module cpuMod(interface b);
    enum {read, write} instr;
    logic [7:0] raddr;

    always @(posedge b.clk)
        if (instr == read)
            b.masterRead(raddr);
    // call the Interface method
    ...
endmodule

module top;
    logic clk = 0;

    simple_bus sb_intf(clk);
    // Instantiate the interface

    memMod mem(sb_intf);
    cpuMod cpu(sb_intf);
endmodule

```

Example of Using Tasks in Modports

This interface example shows how to use modports to control signal directions and task access in a full read/write interface.

```
interface simple_bus (input bit clk);
    // Define the interface
    logic req, gnt;
    logic [7:0] addr, data;
    logic [1:0] mode;
    logic start, rdy;

    modport slave (input req, addr, mode, start,
                   clk, output gnt, rdy, ref data,
                   import slaveRead, slaveWrite);

    // import into module that uses the modport
    modport master( input gnt, rdy, clk, output req,
                    addr, mode, start, ref data,
                    import masterRead, masterWrite);

    // import into module that uses the modport

    task masterRead(input logic [7:0] raddr);
        // masterRead method
        ...
    endtask

    task slaveRead;
        // slaveRead method
        ...
    endtask

    task masterWrite(input logic [7:0] waddr);
        ...
    endtask

    task slaveWrite;
```

```

    ...
endtask

endinterface: simple_bus

module memMod(interface a); // Uses just the interface
  logic avail;

  always @(posedge a.clk)
    // the clk signal from the interface

    a.gnt <= a.req & avail;
    // the gnt and req signals in the interface

  always @(a.start)
    if (a.mode[0] == 1'b0)
      a.slaveRead;
    else
      a.slaveWrite;
endmodule

module cpuMod(interface b);
  enum {read, write} instr = $rand();
  logic [7:0] raddr = $rand();

  always @(posedge b.clk)
    if (instr == read)
      b.masterRead(raddr);
      // call the Interface method
      ...
    else
      b.masterWrite(raddr);
endmodule

module omniMod( interface b);
  ...
endmodule: omniMod

```

```

module top;
    logic clk = 0;
    simple_bus sb_intf(clk); // Instantiate the interface
    memMod mem(sb_intf.slave);

    // only has access to the slave tasks
    cpuMod cpu(sb_intf.master);

    // only has access to the master tasks
    omniMod omni(sb_intf);
    // has access to all master and slave tasks
endmodule

```

Parameterized Interfaces

Interface definitions can take advantage of parameters and parameter redefinition, in the same manner as module definitions. This example shows how to use parameters in interface definitions.

```

interface simple_bus #(AWIDTH = 8, DWIDTH = 8)
    (input bit clk); // Define the interface
    logic req, gnt;
    logic [AWIDTH-1:0] addr;
    logic [DWIDTH-1:0] data;
    logic [1:0] mode;
    logic start, rdy;

    modport slave(input req, addr, mode, start, clk,
                  output gnt, rdy,
                  ref data,
                  import task slaveRead,
                  task slaveWrite);
                  // import into module that uses the modport

    modport master(input gnt, rdy, clk,

```

```

        output req, addr, mode, start,
        ref data,
import
task masterRead(input logic [AWIDTH-1:0] raddr),
task masterWrite(input logic [AWIDTH-1:0] waddr));
// import requires the full task prototype

task masterRead(input logic [AWIDTH-1:0] raddr);
// masterRead method
...
endtask
task slaveRead; // slaveRead method
...
endtask

task masterWrite(input logic [AWIDTH-1:0] waddr);
...
endtask

task slaveWrite;
...
endtask

endinterface: simple_bus

module memMod(interface a);
// Uses just the interface keyword
    logic avail;

    always @(posedge a.clk)
// the clk signal from the interface
    a.gnt <= a.req & avail;
// the gnt and req signals in the interface

    always @ (a.start)
        if (a.mode[0] == 1'b0)
            a.slaveRead;
        else
            a.slaveWrite;

```

```

endmodule

module cpuMod(interface b);
    enum {read, write} instr;
    logic [7:0] raddr;

    always @(posedge b.clk)
        if (instr == read)
            b.masterRead(raddr); // call the Interface method
            // ...
        else
            b.masterWrite(raddr);
endmodule

module top;

    logic clk = 0;
    simple_bus sb_intf(clk);
    // Instantiate default interface
    simple_bus #( .DWIDTH(16) ) wide_intf(clk);

    // Interface with 16-bit data
    initial repeat(10) #10 clk++;

    memMod mem(sb_intf.slave);
    // only has access to the slaveRead task
    cpuMod cpu(sb_intf.master);
    // only has access to the masterRead task

    memMod memW(wide_intf.slave); // 16-bit wide memory
    cpuMod cpuW(wide_intf.master); // 16-bit wide cpu
endmodule

```

Virtual Interfaces

Virtual interfaces provide a mechanism for separating abstract models and test programs from the actual signals that make up the design. A virtual interface allows the same subprogram to operate on different portions of a design and to dynamically control the set of signals associated with the subprogram. Instead of referring to the actual set of signals directly, users are able to manipulate a set of virtual signals. Changes to the underlying design do not require the code using virtual interfaces to be rewritten. By abstracting the connectivity and functionality of a set of blocks, virtual interfaces promote code reuse.

A virtual interface is a variable that represents an interface instance. The syntax to declare a virtual interface variable is given below.

```
virtual_interface_declaration ::=           //See "Interface Declarations" on page 981
    virtual [ interface ] interface_identifier list_of_virtual_interface_decl ;
list_of_virtual_interface_decl ::=           //See "Declaration Lists" on page 978
    variable_identifier [ = interface_instance_identifier ]
        { , variable_identifier [ = interface_instance_identifier
    ]
data_declaration ::=                         //See "Type Declarations" on page 975
    ...
|           virtual_interface_declaration
data_type ::=                                //See "Net and Variable Types" on page 976
    ...
|           virtual [ interface ] interface_identifier
```

Figure 20-3 Virtual interface declaration syntax (excerpt from “[Formal Syntax](#)” on page 965)

Virtual interface variables can be passed as arguments to tasks, functions, or methods. A single virtual interface variable can thus represent different interface instances at different times throughout

the simulation. A virtual interface must be initialized before it can be used; it has the value `null` before it is initialized. Attempting to use an uninitialized virtual interface shall result in a fatal run-time error.

Only the following operations are directly allowed on virtual interface variables:

- Assignment (=) to the following:
 - Another virtual interface of the same type
 - An interface instance of the same type
 - The special constant `null`
- Equality (==) and inequality (!=) with the following:
 - Another virtual interface of the same type
 - An interface instance of the same type
 - The special constant `null`

Virtual interfaces shall not be used as ports, interface items, or as members of unions.

Once a virtual interface has been initialized, all the components of the underlying interface instance are directly available to the virtual interface via the dot notation. These components can only be used in procedural statements; they cannot be used in continuous assignments or sensitivity lists. In order for a net to be driven via a virtual interface, the interface itself must provide a procedural means to do so. This can be accomplished either via a `clocking` block or by including a driver that is updated by a continuous assignment from a variable within the interface.

Virtual interfaces can be declared as class properties, which can be initialized procedurally or by an argument to `new()`. This allows the same virtual interface to be used in different classes. The following example shows how the same transactor class can be used to interact with various different devices:

```
interface SBus; // A Simple bus interface
    logic req, grant;
    logic [7:0] addr, data;
endinterface

class SBusTransctor; // SBus transactor class
    virtual SBus bus; // virtual interface of type Sbus

    function new( virtual SBus s );
        bus = s; // initialize the virtual interface
    endfunction

    task request(); // request the bus
        bus.req <= 1'b1;
    endtask
    task wait_for_bus(); // wait for the bus to be granted
        @(posedge bus.grant);
    endtask
endclass
module devA( Sbus s ) ... endmodule // devices that use SBus
module devB( Sbus s ) ... endmodule
module top;

    SBus s[1:4] (); // instantiate 4 interfaces

    devA a1( s[1] ); // instantiate 4 devices
    devB b1( s[2] );
    devA a2( s[3] );
    devB b2( s[4] );

    initial begin
        SbusTransctor t[1:4];
    // create 4 bus-transactors and bind
```

```

t[1] = new( s[1] );
t[2] = new( s[2] );
t[3] = new( s[3] );
t[4] = new( s[4] );
// test t[1:4]
end
endmodule

```

In the preceding example, the transaction class **SbusTransctor** is a simple reusable component. It is written without any global or hierarchical references and is unaware of the particular device with which it will interact. Nevertheless, the class can interact with any number of devices (four in the example) that adhere to the interface's protocol.

Virtual Interfaces and Clocking Blocks

Interfaces and clocking blocks can be combined to represent the interconnect between synchronous blocks. Moreover, because clocking blocks provide a procedural mechanism to assign values to both nets and variables, they are ideally suited to be used by virtual interfaces. For example:

```

interface SyncBus( input bit clk );
    wire a, b, c;

    clocking sb @(posedge clk);
        input a;
        output b;
        inout c;
    endclocking

endinterface

typedef virtual SyncBus VI; // A virtual interface type

```

```

task do_it( VI v ); // handles any SyncBus via clocking sb
    if( v.sb.a == 1 )
        v.sb.b <= 0;
    else
        v.sb.c <= ##1 1;
endtask

```

In the preceding example, interface **SyncBus** includes a **clocking** block, which is used by task `do_it` to ensure synchronous access to the interface's signals: `a`, `b`, and `c`. A change to the storage type of the interface signals (from net to variable and vice versa) requires no changes to the task. The interfaces can be instantiated as shown below.

```

module top;
    bit clk;

    SyncBus b1( clk );
    SyncBus b2( clk );

    initial begin
        VI v[2] = '{ b1, b2 };

        repeat( 20 )
            do_it( v[ $urandom_range( 0, 1 ) ] );
    end
endmodule

```

The top module above shows how a virtual interface can be used to randomly select among a set of interfaces to be manipulated, in this case by the `do_it` task.

Virtual Interfaces Modports and Clocking Blocks

As shown in the example above, once a virtual interface is declared, its **clocking** block can be referenced using dot notation. However, this only works for interfaces with no modports. Typically, a DUT and

its testbench exhibit modport direction. This common case can be handled by including the clocking in the corresponding modport as described in “[Clocking Blocks and Modports](#)” on page 738.

The example below shows how modports used in conjunction with virtual interfaces facilitate the creation of abstract synchronous models.

```
interface A_Bus( input bit clk );
    wire req, gnt;
    wire [7:0] addr, data;

    clocking sb @(posedge clk);
        input gnt;
        output req, addr;
        inout data;

        property p1; req ##[1:3] gnt; endproperty
    endclocking

    modport DUT ( input clk, req, addr,
                  output gnt,
                  inout data ); // Device under test modport

    modport STB ( clocking sb );
// synchronous testbench modport

    modport TB (input gnt,
                 output req, addr,
                 inout data ); // asynchronous testbench modport
endinterface
```

The above interface `A_Bus` can then be instantiated as shown below:

```
module dev1(A_Bus.DUT b);
// Some device: Part of the design
...
endmodule
```

```

module dev2(A_Bus.DUT b);
// Some device: Part of the design
...
endmodule

program T (A_Bus.STB b1, A_Bus.STB b2 );
// Testbench: 2 synchronous ports
...
endprogram

module top;
bit clk;

A_Bus b1( clk );
A_Bus b2( clk );

dev1 d1( b1 );
dev2 d2( b2 );

T tb( b1, b2 );
endmodule

```

And, within the testbench program, the virtual interface can refer directly to the clocking block.

```

program T (A_Bus.STB b1, A_Bus.STB b2 );
// Testbench: 2 synchronous ports

typedef virtual A_Bus.STB SYNCTB;

task request( SYNCTB s );
    s.sb.req <= 1;
endtask

task wait_grant( SYNCTB s );
    wait( s.sb.gnt == 1 );
endtask

task drive(SYNCTB s, logic [7:0] adr, data );
    if( s.sb.gnt == 0 ) begin
        request(s); // acquire bus if needed
    end
endtask

```

```

        wait_grant(s);
    end
    s.sb.addr = adr;
    s.sb.data = data;
    repeat(2) @s.sb;
    s.sb.req = 0; //release bus
endtask

assert property (b1.p1);
// assert property from within program

initial begin
    drive( b1, $random, $random );
    drive( b2, $random, $random );
end
endprogram

```

The example above shows how the `clocking` block is referenced via the virtual interface by the tasks within the `program` block.

Access to Interface Objects

Access to all objects declared in an interface is always available by hierarchical reference, regardless of whether the interface is connected through a port. When an interface is connected with a modport in either the module header or port connection, access by port reference is limited to only objects listed in the modport, for only types of objects legal to be listed in modports (nets, variables, tasks, and functions). All objects are still visible by hierarchical reference. For example:

```

interface ebus_i;
integer I; // reference to I not allowed through modport mp
    typedef enum {Y,N} choice;
    choice Q;
    localparam True = 1;
    modport mp(input Q);

```

```

endinterface

module Top;
    ebus_i ebus;
    sub s1(ebus.mp);
endmodule

module sub(interface.mp i);
    typedef i.choice yes_no; // import type from interface
    yes_no P;
    assign P = i.Q; // refer to Q with a port reference
    initial
        Top.ebus.Q = i.True;
    // refer to Q with a hierarchical reference
    initial
        Top.ebus.I = 0;
    // referring to i.I would not be legal because IT is not in
    modport mp
endmodule

```


21

Configuration Libraries

Note:

Verilog provides the ability to specify design configurations, which specify the binding information of module instances to specific Verilog HDL source code. Configurations utilize libraries. A library is a collection of modules, primitives, and other configurations. Separate library map files specify the source code location for the cells contained within the libraries. The names of the library map files are typically specified as invocation options to simulators or other software tools reading in Verilog source code.

SystemVerilog adds support for several new constructs to Verilog configurations.

Libraries

A library is a named collection of cells. A cell is a module, macromodule, primitive, interface, program, package, or configuration. A configuration is a specification of which source files bind to each instance in the design. A configuration may change the binding of a module, macromodule, primitive, interface, or program instance, but shall not change the binding of a package.

22

System Tasks and System Functions

SystemVerilog adds several system tasks and system functions, as described in this chapter.

In addition, SystemVerilog extends the behavior of several Verilog system tasks, as described in “[Enhancements to Verilog System Tasks](#)” on page 782.

Type Name Function

```
typename_function ::=  
    $typename( expression )  
  |  $typename( data_type )
```

Figure 8 Type name function syntax (not in “[Formal Syntax](#)” on page 1043)

The `$typename` system function returns a string that represents the resolved type of its argument.

The return string is constructed in the following steps:

1. A `typedef` that creates an equivalent type is resolved back to built-in or user-defined types.
2. The default signing is removed, even if present explicitly in the source.
3. System-generated names are created for anonymous structs, unions, and enums.
4. A '\$' is used as the placeholder for the name of an anonymous unpacked array.
5. Actual encoded values are appended with enumeration named constants.
6. User-defined type names are prefixed with their defining package or scope name space.
7. Array ranges are represented as unsized decimal numbers.
8. Whitespace in the source is removed and a single space is added to separate identifiers and keywords from each other.

This process is similar to the way that type matching (see [“Matching Types” on page 176](#)) is computed, except that simple bit vectors types with predefined widths are distinguished from those with user-defined widths. Thus `$typename` can be used in string comparisons for stricter type comparison of arrays than with type references.

When called with an expression as its argument, `$typename` returns a string that represents the self-determined type result of the expression. The expression's return type is determined during elaboration, but never evaluated. When used as an elaboration time constant, the expression shall not contain any hierarchical references or references to elements of dynamic objects.

```

// source code // $typename would return
typedef bit node; // "bit"
node signed [2:0] X; // "bit signed[2:0]"
int signed Y; // "int"
package A;
enum {A,B,C=99} X; // "enum{A=32'd0,B=32'd1,C='32d99}A::e$1"
typedef bit [9:1'b1] word; // "A::bit[9:1]"
endpackage : A
import A::*;
module top;
    typedef struct {node A,B;} AB_t;
    AB_t AB[10]; // "struct{bit A;bit B;}top.AB_t$[0:9]"
    ...
endmodule

```

Expression Size System Function

size_function ::=
 \$bits (expression)
 | \$bits (data_type)

Size function syntax (not in “Formal Syntax” on page 965)

The \$bits system function returns the number of bits required to hold an expression as a bit stream. A 4-state value counts as 1 bit. Given the declaration:

logic [31:0] foo;

then \$bits(foo) shall return 32, even if the implementation uses more than 32 bits of storage to represent the 4-state values. Given the declaration:

```

typedef struct {
    logic valid;
    bit [8:1] data;
} MyType;

```

the expression \$bits(MyType) shall return 9, the number of data bits needed by a variable of type MyType.

The `$bits` function can be used as an elaboration time constant when used on fixed-size data types; hence, it can be used in the declaration of other data types, variables, or nets.

Note: The `$bits` function does not support the `shortreal` data type. Rather `shortreal` is treated as `real`.

```
typedef bit[$bits(MyType) : 1] MyBits;      // same as typedef bit
                                         // [9:1] MyBits;
MyBits b;
```

Variable `b` can be used to hold the bit pattern of a variable of type `MyType` without loss of information.

The value returned by `$bits` shall be determined without actual evaluation of the expression it encloses. It shall be an error to enclose a function that returns a dynamically sized data type. The `$bits` return value shall be valid at elaboration only if the expression contains fixed-size data types.

The `$bits` system function returns 0 when called with a dynamically sized expression that is currently empty. It shall be an error to use the `$bits` system function directly with a dynamically sized data type identifier.

Array Querying System Functions

```
array_query_function ::=  
                      array_dimension_function ( array_identifier [ , dimension_expression ] )  
|                      array_dimension_function ( data_type [ , dimension_expression ] )  
|                      array_dimensions_function ( array_identifier )  
|                      array_dimensions_function ( data_type )  
array_dimensions_function ::=  
                      $dimensions  
|                      $unpacked_dimensions  
array_dimension_function ::=
```

```

$left
|
$right
|
$low
|
$high
|
$increment
|
$size
dimension_expression ::= expression

```

Figure 22-1 Array querying function syntax (not in “Formal Syntax” on page 965)

SystemVerilog provides system functions to return information about a particular dimension of an array (see “[Arrays](#)” on page 105) or integral (see “[Integral Types](#)” on page 65) data type or of data objects of such a data type.

SystemVerilog provides system functions to return information about a particular dimension of an array data type or object (see “[Data Types](#)” on page 61) or integral data type or object (see “[Integral Types](#)” on page 65).

The return type is `integer`, and the default for the optional dimension expression is 1. The array dimension can specify any fixed-size index (packed or unpacked) or any dynamically sized index (dynamic, associative, or queue).

- `$left` shall return the left bound (MSB) of the dimension.
- `$right` shall return the right bound (LSB) of the dimension.
- `$low` shall return the minimum of `$left` and `$right` of the dimension.
- `$high` shall return the maximum of `$left` and `$right` of the dimension.
- `$increment` shall return 1 if `$left` is greater than or equal to `$right` and –1 if `$left` is less than `$right`.

- `$size` shall return the number of elements in the dimension, which is equivalent to `$high - $low + 1`.
- `$dimensions` shall return the following:
 - The total number of dimensions in the array (packed and unpacked, static or dynamic)
 - 1 for the string data type or any other nonarray type that is equivalent to a simple bit vector type (see “Integral Types” on [page 65](#))
 - 0 for any other type
- `$unpacked_dimensions` shall return the following:
 - The total number of unpacked dimensions for an array (static or dynamic)
 - 0 for any other type

The dimensions of an array shall be numbered as follows: The slowest varying dimension (packed or unpacked) is dimension 1. Successively faster varying dimensions have sequentially higher dimension numbers. Intermediate type definitions are expanded first before numbering the dimensions.

For example:

```
//      Dimension numbers
//      3      4          1      2
reg [3:0] [2:1] n [1:5] [2:8];
typedef reg [3:0] [2:1] packed_reg;
packed_reg n[1:5] [2:8];
// same dimensions as in the lines above
```

For a fixed-size integer type (integer, shortint, longint, and byte), dimension 1 is predefined. For an integer *N* declared without a range specifier, its bounds are assumed to be `[$bits (N) - 1 : 0]`.

If the first argument to an array query function would cause \$dimensions to return 0 or if the second argument is out of range, then an 'x' shall be returned.

When used on a dynamic array or queue dimension, these functions return information about the current state of the array. If the dimension is currently empty, these functions shall return a 'x'. It is an error to use these functions directly on a dynamically sized type identifier.

Use on associative array dimensions is restricted to index types with integral values. With integral indexes, these functions shall return the following:

- \$left shall return 0.
- \$right shall return the highest possible index value.
- \$low shall return the lowest currently allocated index value.
- \$high shall return the largest currently allocated index value.
- \$increment shall return -1.
- \$size shall return the number of elements currently allocated.

If the array identifier is a fixed-size array, these query functions can be used as a constant function and passed as a parameter before elaboration. These query functions can also be used on fixed-size type identifiers, in which case it is always treated as a constant function.

Given the declaration:

```
typedef logic [16:1] Word;  
Word Ram[0:9];
```

the following system functions return 16:

```
$size(Word)
$size(Ram, 2)
```

Assertion Severity System Tasks

```
assert_severity_task ::=  
    fatal_message_task  
|  
    nonfatal_message_task  
fatal_message_task ::= $fatal [ ( finish_number [ , message_argument { , message_argument } ] ) ] ;  
nonfatal_message_task ::= severity_task [ ( [ message_argument { , message_argument } ] ) ] ;  
severity_task ::= $error | $warning | $info  
finish_number ::= 0 | 1 | 2  
message_argument ::= string | expression
```

Figure 22-2 Assertion severity system task syntax (not in “Formal Syntax” on page 965)

SystemVerilog assertions have a severity level associated with any assertion failures detected. By default, the severity of an assertion failure is “error”. The severity levels can be specified by including one of the following severity system tasks in the assertion fail statement:

- `$fatal` shall generate a run-time fatal assertion error, which terminates the simulation with an error code. The first argument passed to `$fatal` shall be consistent with the corresponding argument to the Verilog `$finish` system task, which sets the level of diagnostic information reported by the tool. Calling `$fatal` results in an implicit call to `$finish`.
- `$error` shall be a run-time error.
- `$warning` shall be a run-time warning, which can be suppressed in a tool-specific manner.
- `$info` shall indicate that the assertion failure carries no specific severity.

All of these severity system tasks shall print a tool-specific message, indicating the severity of the failure, and specific information about the failure, which shall include the following information:

- The file name and line number of the assertion statement
- The hierarchical name of the assertion if it is labeled or the scope of the assertion if it is not labeled.

For simulation tools, these tasks shall also report the simulation run time at which the severity system task is called.

Each of the severity tasks can include optional user-defined information to be reported. The user-defined message shall use the same syntax as the Verilog `$display` system task and can include any number of arguments.

Assertion Control System Tasks

```
assert_control_task ::=  
assert_task [ ( levels [ , list_of_modules_or_assertions ] ) ] ;  
assert_task ::=  
    $asserton  
    |  
    $assertoff  
    |  
    $assertkill  
list_of_modules_or_assertions ::=  
    module_or_assertion { , module_or_assertion }  
module_or_assertion ::=  
    module_identifier  
    |  
    assertion_identifier  
    |  
    hierarchical_identifier
```

Figure 22-3 Assertion control syntax (not in “Formal Syntax” on page 965)

SystemVerilog provides three system tasks to control assertions.

- `$assertoff` shall stop the checking of all specified assertions until a subsequent `$asserton`. An assertion that is already executing, including execution of the pass or fail statement, is not affected.
- `$assertkill` shall abort execution of any currently executing specified assertions and then stop the checking of all specified assertions until a subsequent `$asserton`.
- `$asserton` shall reenable the execution of all specified assertions.

When invoked with no arguments, the system task shall apply to all assertions. When the task is specified with arguments, the first argument indicates levels of the hierarchy, consistent with the corresponding argument to the Verilog `$dumpvars` system task. Subsequent arguments specify which scopes of the model to control. These arguments can specify entire modules or individual assertions.

Assertion System Functions

```

assert_boolean_functions ::= 
    assert_function( expression );
assert_function ::= 
    $onehot
  | $onehot0
  | $isunknown

```

Figure 22-4 Assertion system function syntax (not in “Formal Syntax” on page 965)

Assertions are commonly used to evaluate certain specific characteristics of a design implementation, such as whether a particular signal is “one-hot”. The following system functions are included to facilitate such common assertion functionality:

- `$onehot` returns true if 1 and only 1 bit of expression is high.
- `$onehot0` returns true if at most 1 bit of expression is high.
- `$isunknown` returns true if any bit of the expression is `x` or `z`.
This is equivalent to `^expression == 'bx`.

All of the above system functions shall have a return type of `bit`. A return value of `1'b1` shall indicate true, and a return value of `1'b0` shall indicate false.

A function is provided to return sampled value of an expression.

```
$sampled ( expression )
```

Three functions are provided for assertions to detect changes in values between two adjacent clock ticks.

```
$rose ( expression [, clocking_event] )
$fell ( expression [, clocking_event] )
$stable ( expression [, clocking_event] )
```

The past values can be accessed with the `$past` function.

```
$past ( expression [, number_of_ticks] [, expression2] [, clocking_event] )
```

Functions `$sampled`, `$rose`, `$fell`, `$stable`, and `$past` are discussed in “[Sampled Value Functions](#)” on page 510.

The number of ones in a bit vector expression can be determined with the `$countones` function.

```
$countones ( expression )
```

`$countones` is discussed in “[System Functions](#)” on page 541.

Random Number System Functions

To supplement the Verilog `$random` system function, SystemVerilog provides two special system functions for generating pseudo-random numbers, `$urandom` and `$urandom_range`. These system functions are presented in “[Random Number System Functions and Methods](#)” on page 394.

Enhancements to Verilog System Tasks

SystemVerilog adds system tasks and system functions as described in “[\\$readmemb and \\$readmemh](#)” on page 787 and “[\\$writememb and \\$writememh](#)” on page 788. In addition, SystemVerilog extends the behavior of the following:

- `$display`, `$write`, `$fdisplay`, `$fwrite`, `$swrite`, and their variants
 - The format arguments to these tasks must be string literals, i.e., they cannot be expressions of `string` data type. The only exception is `$sformat`, whose second argument can be an expression of `string` data type.
 - The first argument of `$swrite` can be a string variable.
 - The integer % format specifiers (h, d, o, b, c, u, and z) may be used with any of the SystemVerilog integral data types, including enumerated types and packed aggregate data types. They shall not be used with any unpacked aggregate type.
 - The argument corresponding to a string % format specifier (s) may have the `string` data type.

- - The above format specifiers can also be used with user-defined types that have been defined (using `typedef`) to be represented using one of these basic types.
- `$fscanf` and `$sscanf`
 - The format arguments to these tasks may be expressions of `string` data type.
 - The first argument of `$sscanf` can be a `string` variable.
 - The integer % format specifiers (b, o, d, and h) may be used to read into any of the SystemVerilog integral data types, including enumerated types and packed aggregate data types. They shall not be used with any unpacked aggregate type.
 - The string % format specifier (s) may be used to read into variables of the `string` data type.
 - The above format specifiers can also be used with user-defined types that have been defined (using `typedef`) to be represented using one of these basic types.
- `%u` and `%z` format specifiers
 - For packed data, `%u` and `%z` are defined to operate as though the operation were applied to the equivalent vector.
 - For unpacked `struct` data, `%u` and `%z` are defined to apply as though the operation were performed on each member in declaration order.
 - For unpacked `union` data, `%u` and `%z` are defined to apply as though the operation were performed on the first member in declaration order.

- `%u` and `%z` are not defined on unpacked arrays.
- The count of data items read by a `%u` or `%z` for an aggregate type is always either 1 or 0; the individual members are not counted separately.
- `$fread`, which has two variants: a register variant and a set of three memory variants
 - The register variant,

```
$fread(myreg, fd);
```

 is defined to be the one applied for all packed data.
 - For unpacked **struct** data, `$fread` is defined to apply as though the operation were performed on each member in declaration order.
 - For unpacked **union** data, `$fread` is defined to apply as though the operation were performed on the first member in declaration order.
 - For unpacked **arrays**, the original definition applies except that unpacked **struct** or **union** elements are read as described above.
- VCS/VCS MX extends SystemVerilog to allow dynamic types as arguments. The following examples illustrate how to use system tasks, `$display`, `$displayh`, `$displayb`, and `$displayo`, to display queues, dynamic arrays, associative arrays, and class objects.

An example using dynamic data types as arguments for `$display` system task resulting in compile-time errors is as follows:

```

program p1;
    int a = 1, b = 2;
    int sq[$];
initial
begin
    sq.push_back(5);
    $display(sq);
    $display(a, sq);
    $display(sq, a);
    $display(a, sq, b);

    //Illegal argument for system task call
    $display("This is sq = %h", sq);

    //Illegal argument for system task call
    $display(sq, "This is a = %o", a, b);

    //Illegal argument for system task call
    $display("This is b = %h", b, sq, " AND This
is a = %d", a);
end
endprogram

```

An example of displaying queues is as follows:

```

program p2;
    int sq[$];
initial
begin
    sq.push_back(1);
    sq.push_back(2);
    sq.push_back(3);
    sq.push_back(4);
    sq.push_back(5);
    $display(sq);
    $displayh(sq);
    $displayb(sq);
    $displayo(sq);
end
endprogram

```

An example of displaying dynamic arrays is as follows:

```

program p3;
  bit da[];
initial
begin
  da = new[3];
  da[0] = 1'b1;
  da[1] = 1'b0;
  da[2] = 1'b1;
  $display(da);
  $displayh(da);
  $displayb(da);
  $displayo(da);
end
endprogram

```

An example of displaying class objects is as follows:

```

class C;
  int i;
  bit j;
  string k;
  function new();
    i = 5;
    j = 1'b1;
    k = "Hello World!";
  endfunction
endclass

program p;
  C co = new();
initial
begin
  $display(co);
  $displayh(co);
  $displayb(co);
  $displayo(co);
end
endprogram

```

\$readmemb and \$readmemh

Reading Packed Data

`$readmemb` and `$readmemh` are extended to unpacked arrays of packed data, associative arrays of packed data, and dynamic arrays of packed data. In such cases, the system tasks treat each packed element as the vector equivalent and perform the normal operation.

When working with associative arrays, indexes must be of integral types. When an associative array's index is of an enumerated type, address entries in the pattern file are in numeric format and correspond to the numeric values associated with the elements of the enumerated type.

Note:

The `real` data type is not supported with these system tasks.

Reading 2-state Types

`$readmemb` and `$readmemh` are extended to packed data of 2-state types, such as `int` or enumerated types. For 2-state integer types, reading proceeds the same as for conventional Verilog variable types (e.g., `integer`), with the exception that `x` or `z` data are converted to 0. For enumerated types, the file data represents the numeric values associated with each element of the enumerated type (see “[Enumerations](#)” on page 81). If a numeric value is out of range for a given type, then an error shall be issued and no further reading shall take place.

\$writememb and \$writememh

SystemVerilog introduces system tasks `$writememb` and `$writememh`:

```
writemem_tasks ::=  
    $writememb ( " file_name " , memory_name [ , start_addr [ , finish_addr ] ] );  
    |  
    $writememh ( " file_name " , memory_name [ , start_addr [ , finish_addr ] ] );
```

Figure 22-5 Writemem system task syntax (not in “Formal Syntax” on page 965)

`$writememb` and `$writememh` are used to dump memory contents to files that are readable by `$readmemb` and `$readmemh`, respectively. If “file_name” exists at the time `$writememb` or `$writememh` is called, the file will be overwritten (.i.e., there is no append mode).

Note:

The real data type is not supported with these system tasks.

Writing Packed Data

`$writememb` and `$writememh` treat packed data identically to `$readmemb` and `$readmemh`. See “Reading Packed Data” on page 787

Writing 2-state Types

`$writememb` and `$writememh` can write out data corresponding to unpacked arrays of 2-state types, such as `int` or enumerated types. For enumerated types, values in the file correspond to the ordinal values of the enumerated type (see “Enumerations” on page 81).

Writing Addresses to Output File

When \$writememb and \$writememh write out data corresponding to unpacked or dynamic arrays, address specifiers (@-words) shall not be written to the output file.

When \$writememb and \$writememh write out data corresponding to associative arrays, address specifiers shall be written to the output file. As specified in “[Reading Packed Data](#)” on page 787, associative arrays shall have indexes of integral types in order to be legal arguments to the \$writememb and \$writememh calls.

23

Compiler Directives

Verilog provides the `'define` text substitution macro compiler directive. A macro can contain arguments, whose values can be set for each instance of the macro. For example:

```
'define NAND(dval) nand #(dval)

`NAND(3) i1 (y, a, b);
// `NAND(3) macro substitutes with: nand #(3)

`NAND(3:4:5) i2 (o, c, d);
// `NAND(3:4:5) macro substitutes with: nand #(3:4:5)
```

SystemVerilog enhances the capabilities of the `'define` compiler directive to support the construction of string literals and identifiers.

Verilog provides the ``include` file inclusion compiler directive. SystemVerilog enhances the capabilities to support standard include specification and enhances the ``include` directive to accept a file name constructed with a macro.

'define macros

In Verilog, the `define macro text can include a backslash (\) at the end of a line to show continuation on the next line.

In SystemVerilog, the macro text can also include `", `\"`, and ``.

An ` " overrides the usual lexical meaning of " and indicates that the expansion should include an actual quotation mark. This allows string literals to be constructed from macro arguments.

A `\" indicates that the expansion should include the escape sequence \". For example:

```
`define msg(x,y) \"x: `\"y`\"`"
```

This expands

```
$display(`msg(left side,right side));  
to
```

```
$display("left side: \"right side\"");
```

A `` delimits lexical tokens without introducing white space, allowing identifiers to be constructed from arguments. For example:

```
`define foo(f) f``_suffix
```

This expands

```
`foo(bar)  
to
```

```
bar_suffix
```

The `include directive can be followed by a macro, instead of a literal string:

```
`define home(filename)  ~"/home/foo/filename"  
`include `home myfile)
```

Note:

VCS does not support time literals in `define macros.

`include

The syntax of the `include compiler directive is as follows:

```
include_compiler_directive ::=  
    `include "filename"  
    | `include <filename>
```

When the filename is an absolute path, only that filename is included and only the double quote form of the `include can be used.

When the double quote ("filename") version is used, the behavior of `include is unchanged from Verilog.

When the angle bracket (<filename>) notation is used, then only the vendor-defined location containing files defined by the language standard is searched. Relative path names given inside the <> are interpreted relative to the vendor-defined location in all cases.

IEEE Std 1800-2005 Reserved Keywords

- alias
- always
- always_comb

- `always_ff`
- `always_latch`
- `and`
- `assert`
- `assign`
- `assume`
- `automatic`
- `before`
- `begin`
- `bind`
- `bins`
- `binsof`
- `bit`
- `break`
- `buf`
- `bufif0`
- `bufif1`
- `byte`
- `case`
- `casex`
- `casez`

- cell
- chandle
- class
- clocking
- cmos
- config
- const
- constraint
- context
- continue
- cover
- covergroup
- coverpoint
- cross
- deassign
- default
- defparam
- design
- disable
- dist
- do

- edge
- else
- end
- endcase
- endclass
- endclocking
- endconfig
- endfunction
- endgenerate
- endgroup
- endprimitive
- endprogram
- endproperty
- endinterface
- endmodule
- endpackage
- endspecify
- endsequence
- endtable
- endtask
- enum

- event
- expect
- export
- extends
- extern
- final
- first_match
- for
- force
- foreach
- forever
- fork
- forkjoin
- function
- generate
- genvar
- highz0
- highz1
- if
- iff
- ifnone

- ignore_bins
- illegal_bins
- import
- incdir
- include
- initial
- inout
- input
- inside
- instance
- int
- integer
- interface
- intersect
- join
- join_any
- join_none
- large
- liblist
- library
- local

- localparam
- logic
- longint
- macromodule
- matches
- nand
- negedge
- new
- medium
- modport
- module
- nmos
- nor
- noshowcancelled
- not
- notif0
- notif1
- null
- or
- output
- package

- packed
- parameter
- pmos
- posedge
- primitive
- priority
- program
- property
- protected
- pullo
- pull1
- pulldown
- pullup
- pulsestyle_onevent
- pulsestyle_ondetect
- pure
- rand
- randc
- randcase
- randsequence
- rcmos

- real
- realtime
- ref
- reg
- release
- repeat
- return
- rnmos
- rpmos
- rtran
- rtranif0
- rtranif1
- scalared
- sequence
- shortint
- shortreal
- showcancelled
- signed
- small
- solve
- specify

- `strong0`
- `strong1`
- `struct`
- `specparam`
- `static`
- `string`
- `super`
- `supply0`
- `supply1`
- `table`
- `tagged`
- `task`
- `this`
- `throughout`
- `time`
- `timeprecision`
- `timeunit`
- `tran`
- `tranif0`
- `tranif1`
- `tri`

- `trio`
- `tril`
- `triand`
- `trior`
- `trireg`
- `type`
- `typedef`
- `union`
- `unique`
- `unsigned`
- `use`
- `uwire`
- `var`
- `vectored`
- `virtual`
- `void`
- `wait`
- `wait_order`
- `wand`
- `weak0`
- `weak1`

- while
- wildcard
- wire
- with
- within
- wor
- xnor
- xor

In the example below, it is assumed that the definition of module m1 does not have a `begin_keywords` directive specified prior to the module definition. Without this directive, the set of reserved keywords in effect for this module shall be the implementation's default set of reserved keywords.

```
module m1; // module definition with no 'begin_keywords
directive
...
endmodule
```

The following example specifies a `'begin_keywords "1364-2001"` directive. The source code within the module uses the identifier logic as a variable name. The `'begin_keywords` directive would be necessary in this example if an implementation uses IEEE Std 1800-2005 as its default set of keywords because logic is a reserved keyword in SystemVerilog. Specifying that the `"1364-1995"` or `"1364-2005"` Verilog keyword lists should be used would also work with this example.

```
'begin_keywords "1364-2001"
// use IEEE Std 1364-2001 Verilog keywords
module m2 (...);
```

```

    reg [63:0] logic;
// OK: "logic" is not a keyword in 1364-2001
    ...
endmodule
`end_keywords

```

The next example is the same code as the previous example, except that it explicitly specifies that the IEEE Std 1800-2005 SystemVerilog keywords should be used. This example shall result in an error because logic is reserved as a keyword in this standard.

```

`begin_keywords "1800-2005"
// use IEEE Std 1800-2005 SystemVerilog keywords
module m2 (...);
    reg [63:0] logic;
// ERROR: "logic" is a keyword in 1800-2005
    ...
endmodule
`end_keywords

```

The example below specifies a ‘begin_keywords directive on an interface declaration. The directive specifies that an implementation shall use the set of reserved keywords specified in this standard.

```

`begin_keywords "1800-2005"
// use IEEE Std 1800-2005 SystemVerilog keywords
interface if1 (...);
    ...
endinterface
`end_keywords

```

The next example is nearly identical to the one above, except that the ‘begin_keywords directive specifies that the IEEE 1364 Verilog set of keywords are to be used. This example shall result in errors because the identifiers interface and endinterface are not reserved keywords in IEEE Std 1364.

```

`begin_keywords "1364-2005" // use IEEE 1364 Verilog keywords
interface if2 (...);
// ERROR: "interface" is not a keyword in 1364-2005

```

```
...
endinterface
// ERROR: "endinterface" is not a keyword in 1364-2005
`end_keywords
```

24

Value Change Dump Data

SystemVerilog extends the Verilog Value Change Dump (VCD) file format to support certain SystemVerilog data types.

Important:

VCD data for SystemVerilog testbench constructs are not yet implemented.

VCD Extensions

SystemVerilog does not extend the VCD format. Some SystemVerilog types can be dumped into a standard VCD file by masquerading as a Verilog type. [Table 24-1 on page 24](#) lists the basic SystemVerilog types and their mapping to a Verilog type for VCD dumping.

Table 24-1 VCD type mapping

SystemVerilog	Verilog	Size
bit	reg	Total size of packed dimension
logic	reg	Total size of packed dimension
int	integer	32
shortint	reg	16
longint	reg	64
byte	reg	8
enum	integer	32
	real	—

Packed arrays and structures are dumped as a single vector of `reg`. Multiple packed array dimensions are collapsed into a single dimension.

If an `enum` declaration specified a type, it is dumped as that type rather than the default shown above.

Unpacked structures appear as named `fork...join` blocks, and their member elements of the structure appear as the types above. Because named `fork...join` blocks with variable declarations are seldom used in testbenches and hardware models, this makes

structures easy to distinguish from variables declared in **begin...end** blocks, which are more frequently used in testbenches and models.

As in Verilog, unpacked arrays and automatic variables are not dumped.

Note:

The current VCD format does not indicate whether a variable has been declared as signed or unsigned.

Value Change Dump Data

814

25

Deprecated Constructs

Note:

Certain Verilog language features can be simulation inefficient, easily abused, and the source of design problems. These features are being considered for removal from the SystemVerilog language if there is an alternate method for these features.

The Verilog language features that have been identified in this standard as ones that can be removed from Verilog are **defparam** and procedural **assign/deassign**.

Defparam Statements

The **defparam** method of specifying the value of a parameter can be a source of design errors and can be an impediment to tool implementation due to its usage of hierarchical paths. The

`defparam` statement does not provide a capability that cannot be done by another method that avoids these problems. Therefore, the `defparam` statement is on a deprecation list. In other words, a future revision of IEEE Std 1364 might not require support for this feature. This current standard still requires tools to support the `defparam` statement. However, users are strongly encouraged to migrate their code to use one of the alternate methods of parameter redefinition.

Prior to the acceptance of Verilog-2001, it was common practice to change one or more parameters of instantiated modules using a separate `defparam` statement. The `defparam` statements can be a source of tool complexity and design problems.

A `defparam` statement can precede the instance to be modified, can follow the instance to be modified, can be at the end of the file that contains the instance to be modified, can be in a separate file from the instance to be modified, can modify parameters hierarchically that in turn must again be passed to other `defparam` statements to modify, and can modify the same parameter from two different `defparam` statements (with undefined results). Due to the many ways that a `defparam` can modify parameters, a Verilog compiler cannot ensure the final parameter values for an instance until after all of the design files are compiled.

Prior to Verilog-2001, the only other method available to change the values of parameters on instantiated modules was to use implicit in-line parameter redefinition. This method uses `#(parameter_value)` as part of the module instantiation. Implicit in-line parameter redefinition syntax requires that all parameters up to and including the parameter to be changed must be placed in the correct order and must be assigned values.

Verilog-2001 introduced explicit in-line parameter redefinition, in the form `# (.parameter_ name (value))`, as part of the module instantiation. This method gives the capability to pass parameters by name in the instantiation, which supplies all of the necessary parameter information to the model in the instantiation itself.

The practice of using `defparam` statements is highly discouraged. Engineers are encouraged to take advantage of the Verilog-2001 explicit in-line parameter redefinition capability.

See “[Constants](#)” on page 147 for more details on parameters.

Procedural Assign and Deassign Statements

The procedural `assign` and `deassign` statements can be a source of design errors and can be an impediment to tool implementation. The procedural `assign` and `deassign` statements do not provide a capability that cannot be done by another method that avoids these problems. Therefore, the procedural `assign` and `deassign` statements are on a deprecation list. In other words, a future revision of IEEE Std 1364 might not require support for these statements. This current standard still requires tools to support the procedural `assign` and `deassign` statements. However, users are strongly encouraged to migrate their code to use one of the alternate methods of procedural or continuous assignments.

Verilog has two forms of the `assign` statement:

- Continuous assignments, placed outside of any procedures
- Procedural continuous assignments, placed within a procedure

Continuous assignment statements are a separate process that are active throughout simulation. The continuous assignment statement accurately represents combinational logic at an RTL level of modeling and is frequently used.

Procedural continuous assignment statements become active when the `assign` statement is executed in the procedure. The process can be deactivated using a `deassign` statement. The procedural `assign` and `deassign` statements are seldom needed to model hardware behavior. In the unusual circumstances where the behavior of procedural continuous assignments are required, the same behavior can be modeled using the procedural `force` and `release` statements.

Allowing the `assign` statement to be used both inside and outside a procedural block causes confusion and is a source of errors in Verilog models. The practice of using the `assign` and `deassign` statements inside of procedural blocks is highly discouraged.

26

SystemVerilog DPI

The Direct Programming Interface (DPI) is an interface between SystemVerilog and a foreign language such as C. Using the DPI, you can call a function or task in the other language. Currently, DPI is implemented for the C and C++ languages. This chapter explains the Synopsys implementation of the SystemVerilog DPI (which you can use with VCS) in the following major sections:

- “Why Use the DPI?” on page 820
- “C Layer Include File” on page 821
- “DPI Examples” on page 821
- “Using C and C++ Files” on page 821
- “Supported Data Types” on page 822
- “About Tasks and Functions” on page 823
- “Using Imported Tasks and Functions” on page 823

- “Using Exported Tasks and Functions” on page 827
- “Passing Arguments” on page 830
- “Data Type Mapping” on page 831
- “Using Access Functions for Canonical Representation” on page 837
- “DPI C++ Example” on page 839
- “DPI Examples for Different Data Types” on page 841
- “Memory Management” on page 860
- “DPI Debugging” on page 860
- “tf Routines Not to Call in DPI” on page 861

Why Use the DPI?

You can use the DPI to:

- reuse legacy code written in C or SystemVerilog in a new design or testbench.
- write portions of your design or testbench in C without the overhead and performance penalty associated with using the Verilog Procedural Interface (VPI) or Programmer’s Language Interface (PLI). You can still use the VPI or PLI to access design structures (for example, ports), get restricted access to the simulator database, or attach callbacks to a signal (DPI doesn’t do callbacks).
- interface to a test environment that uses an emulator or FPGA prototyping system if the interface to that system is in C.

C Layer Include File

The DPI consists of two fully isolated layers: the SystemVerilog layer and the C layer.

The C layer of the DPI is specified in the svdpi.h file. You need to include this header file in your C code in order to use the DPI.

The svdpi.h file defines the canonical representation, all basic types, and all interface functions. This file also provides function headers and defines some helper macros and constants. To see the definitions, look in \$VCS_HOME/include/svdpi.h.

DPI Examples

This chapter shows lots of DPI examples for VCS. Most of the examples are in “[DPI Examples for Different Data Types](#)” on page 841. There are also a few DPI import and export examples in the install tree at \$VCS_HOME/doc/examples/sv/dpi.

Using C and C++ Files

The file extensions you use make a difference in terms of how VCS compiles your files. There are some constructs that a C++ compiler accepts that are not accepted by a straight C compiler:

- *file.c* — VCS uses the gcc compiler
- *file.cpp*, *file.cxx*, and *file.cc* — VCS uses the g++ compiler

Most of the DPI examples in this chapter show C source files with the *file.c* extension. But you can also use C++ source files with the DPI by using the *file.cc*, *file.cpp*, or *file.cxx* extensions.

If you are using C++, wrap any code intended for C linkage in an `extern "C"` declaration. This is because the DPI interface is compatible with C, and the C++ compiler generates different symbols than a C compiler for the same functions. Using the `extern "C"` declaration informs the C++ compiler that these symbols should be generated as C symbols. Also, make sure `extern "C"` declarations are protected by `#ifdef __cplusplus`, because they are not valid C code. For example:

```
#ifdef __cplusplus
extern "C" {
#endif

/* DPI C++ code here */

#ifndef __cplusplus
}
#endif
```

Only wrap symbols that are intended for C linkage with `extern "C"`. This directive generates errors if used with certain C++ features like classes and functions with multiple definitions. To see a complete working example for C++ with the DPI, refer to “[Using C++ Source Files](#)” on page 840.

Supported Data Types

Only SystemVerilog data types are supported by the DPI. You cannot import foreign language data types. The following SystemVerilog types are supported:

- void, byte, shortint, int, longint, real, shortreal, chandle, and string.
- Scalar values of type bit and logic.
- Packed arrays, structs, and unions composed of types bit and logic. On the foreign language side of the DPI, packed types are seen as packed one-dimensional arrays regardless of their declaration in the SystemVerilog code.
- Enumeration types are interpreted as the type associated with that enumeration.
- Types constructed from the supported types with the help of the struct, union, unpacked array, and typedef data types.
- Open arrays ([]) are supported only for imported functions or tasks.

About Tasks and Functions

Like native SystemVerilog functions, DPI functions execute immediately and do not consume any simulation time. Imported tasks can consume simulation time, just as native SystemVerilog tasks can.

Using Imported Tasks and Functions

You can declare an imported C function or task in any SystemVerilog scope where a native SystemVerilog function or task can be declared. And you can use the same C task or function to implement multiple SystemVerilog tasks and functions. The DPI is based on

SystemVerilog constructs, so calls of SystemVerilog functions look just like calls of imported C functions. After you declare an import function, you can call it like any procedural statement in your SystemVerilog code.

The syntax for imported tasks and functions is:

```
import "DPI" [c_identifier =] [pure] [context] function type name (args);  
import "DPI" [c_identifier =] [context] task name (args);
```

Observe the following rules for imported tasks and functions:

- A context imported task or function executes in the context of the instantiated scope surrounding its declaration. In other words, such tasks and functions can see other variables in that scope without qualification.
- Imported tasks and functions exist in a global name space, and must be named according to C naming conventions.
- Imported tasks and functions can have zero or more formal input, output, and inout arguments, but the `ref` qualifier is not allowed.
- Imported tasks always return a void value. This means that you can only use them in a statement context.
- Imported functions can return a result or be defined as void. The return result data type must be a small value: `void`, `byte`, `shortint`, `int`, `longint`, `real`, `shortreal`, `chandle`, or `string`; or scalar value of type `bit` or `logic`.
- You can declare imported functions as context or pure. But you can only declare imported tasks as context (see “[Passing Arguments](#)” on page 830 and “[Using Context Functions and Tasks](#)” on page 826). Scope and context mean the same thing for imported tasks and functions.

- If you want to use an imported task to call an exported task, you must declare the context property for the imported task.
- For imported tasks or functions not specified as context, the effects of calling PLI or VPI functions or SystemVerilog tasks or functions can be unpredictable; and such calls can crash if the callee requires a context that has not been properly set. However, declaring an import context task or function does not automatically make any other simulator interface automatically available. For VPI access (or any other interface access) to be possible, the appropriate implementation-defined mechanism must still be used to enable these interface(s). Realize also that DPI calls do not automatically create or provide any handles or any special environment that can be needed by those other interfaces. It is your responsibility to create, manage, or otherwise manipulate the required handles or environments needed by the other interfaces.

[Example 26-1](#) shows some example import declarations.

Example 26-1 Import Declarations

```
import "DPI" function void myInit();
// from standard C library: memory management
import "DPI" function chandle malloc(int size);
// standard C function
import "DPI" function void free(chandle ptr);
// abstract data structure: queue
import "DPI" function chandle newQueue(input string
name_of_queue);
```

This next import example uses the same C function, but has a different SystemVerilog name and provides a default value for the argument.

```
import "DPI" newQueue=function chandle newAnonQueue(input
string s=null);
import "DPI" function chandle newElem(bit [15:0]);
// miscellaneous
```

```
import "DPI" function bit [15:0] getStimulus();
import "DPI" context function void
processTransaction(chandle elem, output logic [64:1] arr
[0:63]);
import "DPI" task checkResults(input string s, bit [511:0]
packet);
```

Using Pure Functions

You can specify functions as pure if their results depend only on the values of their input arguments. Only non-void functions with no output or inout arguments can be specified as pure. Using pure functions can improve simulation performance.

A pure function cannot directly or indirectly (that is, by calling other functions) perform the following:

- any file operation.
 - read or write anything, including input/output, environment variables, objects from the operating system, the program or other processes, shared memory, sockets, etc.
 - access any persistent data, like global or static variables.
-

Using Context Functions and Tasks

By default, imported functions and tasks are non-context. This means they cannot access any data objects from SystemVerilog other than their actual arguments. Only the actual arguments can be affected (read or written) by the task or function call.

Specify imported tasks or functions as context if they need to access or modify simulator data structures using PLI or VPI calls or by making a callback into SystemVerilog via an export task or function.

Specifying tasks or functions as context in cases where it is not necessary can degrade simulation performance, so use the context property only where it is needed.

The implicit scope for context tasks and functions is the scope where the import declaration is made. Only tasks or functions defined and exported from the same scope as the import can be called directly. To call any other exported SystemVerilog tasks or functions, the imported task or function first has to modify its current scope.

[Example 26-2](#) shows functions you can use to retrieve and manipulate the current scope. You cannot use these functions with any C code that is not executing under a call to a DPI context imported task or function.

Example 26-2 Get Current Scope Functions

```
svScope svGetScope() ;  
svScope svSetScope(const svScope scope) ;  
const char* svGetNameFromScope(const svScope) ;  
svScope svGetScopeFromName(const char* scopeName) ;
```

Using Exported Tasks and Functions

Exported tasks and functions are SystemVerilog tasks or functions called from C code. You can export all SystemVerilog functions except class member functions. The syntax for exported task and function declarations is:

```
export "DPI" [c_identifier =] function name;  
export "DPI" [c_identifier =] task name;
```

Observe the following rules for exported tasks and functions:

- In DPI C code, you must declare export functions before you use them.
- Export function declarations are allowed only in the scope in which the function is defined. Only one export declaration per function is allowed in a given scope.
- Exported tasks and functions exist in a global name space. They must be named according to C naming conventions.
- Exported functions and tasks are always context.
- Multiple export declarations are allowed with the same *c_identifier* as long as they are in different scopes and have the equivalent type signature. You cannot have multiple export declarations with the same *c_identifier* in the same scope.
- SystemVerilog tasks do not have return value types. The return value of an exported task is an `int` value that shows if a disable is active on the current execution thread.
- You cannot call an exported task from within an imported function.
- You can use an imported task to call an exported task if the imported task is declared with the context property.

Exporting Time Consuming User-Defined Tasks

Time-consuming user-defined tasks are also called blocking tasks; they suspend, for some simulation time, the C function that calls them.

When SystemVerilog calls an imported C task, this task can then call blocking (context) SystemVerilog tasks. This is useful if the C code must call a read/write task in a SystemVerilog bus functional model.

First, call the C task from SystemVerilog using an import task call. In [Example 26-3](#), the C code contains a test that calls the SystemVerilog apb_write task to issue writes on an APB bus.

Example 26-3 User-Defined Task

```
/* C side, test.c */
#include <svdpi.h>
extern void apb_write(int, int);
void c_test(int base) {
    int addr, data;
    for(addr=base; addr<base+5; addr++) {
        data = addr * 100;
        apb_write(addr, data);
        printf("C_TEST: APB_Write : addr = 0x%8x, data = 0x%8x\n",
               addr, data);
    }
}

// SystemVerilog side, test.sv
import "DPI" context task c_test(input int base_addr);
program top;
    semaphore bus_sem = new(1);
    export "DPI" task apb_write;
    task apb_write(input int addr, data);
        bus_sem.get(1);
        #10 $display("VLOG : APB Write : Addr = %x, Data = %x ", 
                   addr, data);
        bus_sem.put(1);
    endtask
    initial begin
        fork
            c_test(32'h1000);
            c_test(32'h2000);
        join
    end
endprogram
```

This SystemVerilog code calls `c_test()`, which then calls the blocking `apb_write` task in SystemVerilog. The `apb_write` task uses a semaphore to ensure unique access.

Use the following VCS command to compile the files shown in [Example 26-3](#) and run the simulation:

```
% vcs -sverilog test.sv test.c -R
```

The simulation produces the following output:

```
VLOG : APB Write : Addr = 00002000, Data = 000c8000
C_TEST: APB_Write : addr = 0x    1000, data = 0x    64000
VLOG : APB Write : Addr = 00001001, Data = 00064064
C_TEST: APB_Write : addr = 0x    2000, data = 0x    c8000
VLOG : APB Write : Addr = 00002001, Data = 000c8064
C_TEST: APB_Write : addr = 0x    1001, data = 0x    64064
VLOG : APB Write : Addr = 00001002, Data = 000640c8
C_TEST: APB_Write : addr = 0x    2001, data = 0x    c8064
VLOG : APB Write : Addr = 00002002, Data = 000c80c8
C_TEST: APB_Write : addr = 0x    1002, data = 0x    640c8
VLOG : APB Write : Addr = 00001003, Data = 0006412c
C_TEST: APB_Write : addr = 0x    2002, data = 0x    c80c8
VLOG : APB Write : Addr = 00002003, Data = 000c812c
VLOG : APB Write : Addr = 00001004, Data = 00064190
C_TEST: APB_Write : addr = 0x    2003, data = 0x    c812c
VLOG : APB Write : Addr = 00002004, Data = 000c8190
C_TEST: APB_Write : addr = 0x    1004, data = 0x    64190
VLOG : APB Write : Addr = 00002004, Data = 000c8190
C_TEST: APB_Write : addr = 0x    2004, data = 0x    c8190
```

V C S S i m u l a t i o n R e p o r t

Passing Arguments

Argument passing from SystemVerilog to C and from C to SystemVerilog is the same. If you use small values for formal input arguments, you can pass the input arguments by value. Pass other types of input arguments by reference, except open arrays, which you pass using a handle.

Input arguments of imported functions implemented in C must always have a `const` qualifier.

Pass output and inout arguments by reference, except open arrays (pass by handle). Pass packed arrays as `svBitVecVal*` or `svLogicVecVal*`.

Data Type Mapping

Each data type you pass through the DPI requires two matching type definitions: SystemVerilog and C definitions. [Table 26-1](#) shows the data type mappings to use.

Table 26-1 Data Type Mapping

SystemVerilog Type	C Input Type	C Output Type
byte	char	char*
shortint	short int	short int*
int	int	int*
longint	long int	long int*
real	double	double*
shortreal	float	float*
chandle	const void*	void*
string	const char*	char**
string [n]	const char*	char**
bit	svBit	svBit*
logic / reg	svLogic	svLogic*
bit [N:0]	const svBitVec32*	svBitVec32*
logic [N:0] reg [N:0]	const svLogicVec32*	svLogicVec32*
open array []	const svOpenArrayHandle	svOpenArrayHandle

Encodings for bit and logic are specified in the svdpi.h file. You must correctly declare compatible data types. The DPI does not check for type compatibility.

SystemVerilog data types that are not packed and do not contain packed elements have C-compatible representations.

Here are some common types for bit and logic scalars defined in the svdpi.h file:

```
typedef unsigned char svScalar;
typedef svScalar svBit; /* scalar */
typedef svScalar svLogic; /* scalar */
```

The integer and time base types are represented as 4-state packed arrays in canonical form:

- integer—4-state Verilog data type, 32-bit signed integer
- time—4-state Verilog data type, 64-bit unsigned integer

Scalar bit, logic, and reg data types map to scalar `unsigned char` in C. For example:

SystemVerilog `bit a[16]` maps to C `unsigned char a[16]`

Packed bit, logic, and reg data types map to canonical form.

[Table 26-2](#) shows how 4-state values in SystemVerilog map to `svLogic` in C.

Table 26-2 State Values Mapping

SystemVerilog	C: <code>svLogic</code>	
	Data	Control
0	0	0
1	1	0
Z	0	1
X	1	1

Packed Array Data Type Mapping

Packed types are represented using the canonical form as arrays of one or more elements:

- use type `svBitVecVal` for 2-state values
- use type `svLogicVecVal` for 4-state values

Each element represents a group of 32 bits. The first element of an array contains the 32 LSBs, the next element contains the 32 more significant bits, and so on.

You can use the `SV_PACKED_DATA_NELEMS(WIDTH)` macro to define the number of elements needed to represent a packed array.

Consider the following C `typedef` examples.

Here is a chunk of packed bit array:

```
typedef unsigned int svBitVec32;
```

Here is a chunk of packed logic array:

```
typedef struct{
    unsigned int c;
    unsigned int d;
} svLogicVec32;
```

Open Array Data Type Mapping

Always map an open array on the SystemVerilog side to `svOpenArrayHandle` on the C side. For example:

```
typedef void* svOpenArrayHandle
```

Ranges Mapping

Use the natural order of elements for each dimension in the layout of an unpacked array. For example:

- C index 0 maps to SystemVerilog index `min(L, R)`
- C index `abs(L-R)` maps to SystemVerilog index `max(L, R)`

- SystemVerilog `a[2:8]` maps to C `a[7]`
- SystemVerilog `a[2]` maps to C `a[0]`
- SystemVerilog `a[8]` maps to C `a[6]`

Packed arrays are handled as one-dimensional. For example:

- A packed array with dimension size (i, j, k) is treated as a single dimension with size $(i * j * k)$.
- A packed array of range `[L:R]` is normalized as `[abs(L-R) : 0]`. Its MSB has a normalized index `abs(L-R)` and its LSB has a normalized index `0` on the C side.

```
bit[5:2] a a[5]=1 a[4]=0 a[3]=1 a[2]=0 maps to C a=10
bit[2:5] a a[5]=1 a[4]=0 a[3]=1 a[2]=0 maps to C a=5
```

- You access open arrays using their original ranges and the same indexing used in SystemVerilog code.

Using Open Arrays

You can use open arrays for imported functions and tasks. To use an open array, leave the size of the packed, unpacked, or both dimensions unspecified. You specify open arrays using square brackets (`[]`). With open arrays you can use generic code to handle different sizes.

Using Open Array Querying Functions

If the dimension is `0`, the query refers to the packed part of an array, which is one-dimensional. In the following examples `h` is a handle to an open array and `d` is a dimension:

```
int svLeft(const svOpenArrayHandle h, int d);
int svRight(const svOpenArrayHandle h, int d);
int svLow(const svOpenArrayHandle h, int d);
int svHigh(const svOpenArrayHandle h, int d);
int svIncrement(const svOpenArrayHandle h, int d);
int svSize(const svOpenArrayHandle h, int d);
int svDimensions(const svOpenArrayHandle h);
```

Using Access Functions

Access functions are library functions you can use to copy data between open array handles and canonical form buffers on the C side. A pointer to the actual representation of the whole array of any type is `NULL` if it is not in the C layout. For example:

```
void *svGetArrayPtr(const svOpenArrayHandle);
```

The total size is in bytes or 0 if not in the C layout:

```
int svSizeOfArray(const svOpenArrayHandle);
```

Return a pointer to an element of the array or `NULL` if the index is outside the range or null pointer:

```
void *svGetArrElemPtr(const svOpenArrayHandle, int
indx1,...);
```

Here are some specialized versions for 1-, 2-, and 3-dimensional arrays:

```
void *svGetArrElemPtr1(const svOpenArrayHandle, int indx1);
void *svGetArrElemPtr2(const svOpenArrayHandle, int indx1,
int indx2);
void *svGetArrElemPtr3(const svOpenArrayHandle, int indx1,
int indx2,int indx3);
```

Using Access Functions for Canonical Representation

You can use this group of functions to access packed arrays (bit or logic). These functions copy a single vector from a canonical representation to an element of an open array or copy the other way around. Use the original SystemVerilog ranges for indexing.

[Example 26-4](#) and [Example 26-5](#) show some examples.

Example 26-4 Access Functions From User Space into Simulator Storage

```
void svPutBitArrElemVecVal(const svOpenArrayHandle d, const
    svBitVecVal* s, int idx1, ...);

void svPutBitArrElem1VecVal(const svOpenArrayHandle d,
    const svBitVecVal* s, int idx1);

void svPutBitArrElem2VecVal(const svOpenArrayHandle d,
    const svBitVecVal* s, int idx1, int idx2);

void svPutBitArrElem3VecVal(const svOpenArrayHandle d,
    const svBitVecVal* s, int idx1, int idx2, int idx3);

void svPutLogicArrElemVecVal(const svOpenArrayHandle d,
    const svLogicVecVal* s, int idx1, ...);

void svPutLogicArrElem1VecVal(const svOpenArrayHandle d,
    const svLogicVecVal* s, int idx1);

void svPutLogicArrElem2VecVal(const svOpenArrayHandle d,
    const svLogicVecVal* s, int idx1, int idx2);

void svPutLogicArrElem3VecVal(const svOpenArrayHandle d,
    const svLogicVecVal* s, int idx1, int idx2, int idx3);
```

Example 26-5 Access Functions from Storage into User Space

```
void svGetBitArrElemVecVal(svBitVecVal* d, const
    svOpenArrayHandle s, int idx1, ...);

void svGetBitArrElem1VecVal(svBitVecVal* d, const
    svOpenArrayHandle s, int idx1);
```

```

void svGetBitArrElem2VecVal(svBitVecVal* d, const
svOpenArrayHandle s, int idx1, int idx2);

void svGetBitArrElem3VecVal(svBitVecVal* d, const
svOpenArrayHandle s, int idx1, int idx2, int idx3);

void svGetLogicArrElemVecVal(svLogicVecVal* d, const
svOpenArrayHandle s, int idx1, ...);

void svGetLogicArrElem1VecVal(svLogicVecVal* d, const
svOpenArrayHandle s, int idx1);

void svGetLogicArrElem2VecVal(svLogicVecVal* d, const
svOpenArrayHandle s, int idx1, int idx2);

void svGetLogicArrElem3VecVal(svLogicVecVal* d, const
svOpenArrayHandle s, int idx1, int idx2, int idx3);

```

Example 26-5 shows a group of functions for scalars. Use these when an array element is a simple scalar (bit or logic).

Example 26-6 Access Functions for Scalar Elements (bit and logic)

```

svBit svGetBitArrElem (const svOpenArrayHandle s, int idx1,
...);

svBit svGetBitArrElem1(const svOpenArrayHandle s, int
idx1);

svBit svGetBitArrElem2(const svOpenArrayHandle s, int idx1,
int idx2);

svBit svGetBitArrElem3 (const svOpenArrayHandle s, int idx1,
int idx2, int idx3);

svLogic svGetLogicArrElem (const svOpenArrayHandle s, int
idx1, ...);

svLogic svGetLogicArrElem1(const svOpenArrayHandle s, int
idx1);

svLogic svGetLogicArrElem2 (const svOpenArrayHandle s, int
idx1);

```

```

    int idx1, int idx2);

svLogic svGetLogicArrElem3(const svOpenArrayHandle s, int
idx1, int idx2, int idx3);

void svPutLogicArrElem (const svOpenArrayHandle d, svLogic
value, int idx1, ...);

void svPutLogicArrElem1(const svOpenArrayHandle d, svLogic
value, int idx1);

void svPutLogicArrElem2(const svOpenArrayHandle d, svLogic
value, int idx1, int idx2);

void svPutLogicArrElem3(const svOpenArrayHandle d, svLogic
value, int idx1, int idx2, int idx3);

void svPutBitArrElem (const svOpenArrayHandle d, svBit
value, int idx1, ...);
void svPutBitArrElem1(const svOpenArrayHandle d, svBit
value, int idx1);

void svPutBitArrElem2(const svOpenArrayHandle d, svBit
value, int idx1, int idx2);

void svPutBitArrElem3(const svOpenArrayHandle d, svBit
value, int idx1, int idx2, int idx3);

```

DPI C++ Example

[Example 26-6](#) shows a complete working example for using C++ with the DPI. This example shows a typical usage: calling a C++ function in SystemVerilog. The arguments are a multidimensional `int` array and a scalar `logic` array. The 4-state logic type maps to `svLogic` on the C++ side and the 4 logic values are mapped as:

```

1'b0 <--> 0
1'b1 <--> 1

```

```

1'bZ <--> 2
1'bX <--> 3

```

Example 26-7 Using C++ Source Files

```

// SystemVerilog side, test.sv
program p1;
int a[2][2];
logic b[4];
import "DPI" function void mydisplay(int a[2][2], logic
b[4]);
initial begin
    for(int i=0;i<2;i++)
        for(int j=0;j<2;j++) a[i][j] = i+j;
    b[0] = 1'b0;
    b[1] = 1'b1;
    b[2] = 1'bZ;
    b[3] = 1'bX;
    for(int i=0;i<2;i++)
        for(int j=0;j<2;j++) $display("SV:
            a[%0d][%0d]=%0d", i, j, a[i][j]);
        foreach(b[i]) $display("SV: b[%0d]=%0b", i, b[i]);
        mydisplay(a,b);
    end
endprogram

/* C side, test.cpp */
#include <vcsuser.h>
#include <svdpi.h>

#ifndef __cplusplus
extern "C" {
#endif

void mydisplay(int a[2][2], svLogic b[4]) {
    for(int i=0;i<2;i++)
        for(int j=0;j<2;j++) {
            io_printf("C:
a[%d][%d]=%d\n", i, j, a[i][j]);
        }
    for(int i=0;i<4;i++)
        io_printf("C: b[%0d]=%0d\n", i, b[i]);
}

```

```
#ifdef __cplusplus  
}  
#endif
```

Use the following command to compile the examples shown in [Example 26-7](#):

```
% vcs -sverilog test.sv test.cpp
```

The simulation produces the following output:

```
% simv  
SV: a[0][0]=0  
SV: a[0][1]=1  
SV: a[1][0]=1  
SV: a[1][1]=2  
SV: b[0]=0  
SV: b[1]=1  
SV: b[2]=z  
SV: b[3]=x  
C: a[0][0]=0  
C: a[0][1]=1  
C: a[1][0]=1  
C: a[1][1]=2  
C: b[0]=0  
C: b[1]=1  
C: b[2]=2  
C: b[3]=3  
V C S      S i m u l a t i o n   R e p o r t
```

DPI Examples for Different Data Types

These examples show how to use different data types in the DPI:

- “chandle Data Type” on [page 842](#)
- “Ranges Mapping” on [page 844](#)
- “4-State Values” on [page 845](#)

- “Simple Open Array” on page 846
- “Sized Array and Logic” on page 847
- “Scalar Open Array” on page 849
- “Two-Dimensional Open Array” on page 850
- “Packed Array” on page 851
- “Another Packed Array” on page 852
- “Packed Array with Length Greater than 32-bit” on page 853
- “Integer” on page 854
- “Struct” on page 855
- “Packed Struct” on page 856
- “Context Import DPI Task” on page 857
- “Explicit Context Import DPI Task” on page 858

Example 26-8 chandle Data Type

```
// SystemVerilog side, test.sv
program p1;
    chandle memory;
    import "DPI" function chandle int_new(int size);
    import "DPI" function void put_int_data(int size,
chandle memory);

    initial begin
        int size = 10;
        $display("SV: call DPI to allocate memory for %0d
int",size);
        memory = int_new(size);
        $display("SV: call DPI to initialize the memory for
%0d int",size);
        put_int_data(size,memory);
    end

```

```

endprogram

/* C side, test.c */
#include <svdpi.h>
#include <stdlib.h>
#include <stdio.h>
int i;
void * int_new(int size) {
    int *memory;
    memory = (int *)malloc(size*sizeof(int));
    printf("C/C++: allocate memory for %0d int in
int_new\n",size);
    return memory;
}

void put_int_data(int size,void* memory) {
    int *temp;
    temp = (int *) memory;
    for(i=0;i<size;i++) {
        temp[i]=i;
        printf("C/C++: memory[%0d] is set to
%0d\n",i,temp[i]);
    }
}

```

Use the following command to compile the examples shown in
Example 26-8:

```
% vcs -sverilog test.sv test.c
```

The simulation produces the following output:

```

% simv
SV: call DPI to allocate memory for 10 int
C/C++: allocate memory for 10 int in int_new
SV: call DPI to initialize the memory for 10 int
C/C++: memory[0] is set to 0
C/C++: memory[1] is set to 1
C/C++: memory[2] is set to 2
C/C++: memory[3] is set to 3
C/C++: memory[4] is set to 4
C/C++: memory[5] is set to 5

```

```

C/C++: memory[6] is set to 6
C/C++: memory[7] is set to 7
C/C++: memory[8] is set to 8
C/C++: memory[9] is set to 9
                                V C S      S i m u l a t i o n      R e p o r t

```

Example 26-9 Ranges Mapping

```

// SystemVerilog side, test.sv
import "DPI" function void mydisplay(int a[] []);
module p1;
    int a[64:1][-1:-8];
    initial begin
        int i,j;
        for(i=1;i<64;i++)
            for(j=-8;j<-1;j++)
                a[i][j] = i*j;
        mydisplay(a);
    end
endmodule

/* C side, test.c */
#include <svdpi.h>
void mydisplay(svOpenArrayHandle a) {
    int element;
    int i,j;
    int low_1 = svLow(a,1);
    int high_1 = svHigh(a,1);
    int low_2 = svLow(a,2);
    int high_2 = svHigh(a,2);
    printf("low_1: %d, high_1: %d, low_2: %d, high_2:
%d\n",low_1,high_1,low_2,high_2);
    for(i=low_1;i<high_1;i++)
        for(j=low_2;j<high_2;j++) {
            element = * (int *) svGetArrElemPtr2(a,i,j);
            printf("a[%d] [%d]=%d\n",i,j,element);
        }
}

```

Use the following command to compile the examples shown in
[Example 26-9:](#)

```
% vcs -sverilog test.sv test.c
```

The simulation produces the following output:

```
% simv
low_1: 1, high_1: 64, low_2: -8, high_2: -1
a[1][-8]=-8
a[1][-7]=-7
a[1][-6]=-6
a[1][-5]=-5
a[1][-4]=-4
a[1][-3]=-3
a[1][-2]=-2
...
a[62][-7]=-434
a[62][-6]=-372
a[62][-5]=-310
a[62][-4]=-248
a[62][-3]=-186
a[62][-2]=-124
a[63][-8]=-504
a[63][-7]=-441
a[63][-4]=-252
a[63][-3]=-189
a[63][-2]=-126
VCS      Simulation Report
```

Example 26-10 4-State Values

```
// SystemVerilog side, test.sv
program p1;
logic a[4];
import "DPI" function void logic_c(logic a[4]);
initial begin
a[0] = 1'b0;
a[1] = 1'b1;
a[2] = 1'bX;
a[3] = 1'bZ;
    logic_c(a);
end
endprogram
/* C side, test.c */
#include <svdpi.h>
int i;
```

```

void logic_c(svLogic a[4]) {
    for(i=0;i<4;i++)
        printf("a[%0d] : %d\n", i, a[i]);
}

```

Use the following command to compile the examples shown in [Example 26-10](#):

```
% vcs -sverilog test.sv test.c
```

The simulation produces the following output:

```

% simv
a[0]: 0
a[1]: 1
a[2]: 3
a[3]: 2
V C S      S i m u l a t i o n      R e p o r t

```

Example 26-11 Simple Open Array

```

// SystemVerilog side, test.sv
program p1;
    int a[10];
    import "DPI" function void mydisplay(inout int h[]);
    initial begin
        foreach(a[i]) a[i]=i;
        foreach(a[i]) $display("SV: a[%0d]=%0d", i, a[i]);
        mydisplay(a);
        foreach(a[i]) $display("SV after DPI:
                                a[%0d]=%0d", i, a[i]);
    end
endprogram

/* C side, test.c */
#include <svdpi.h>
void mydisplay(svOpenArrayHandle h) {
    int i,*a;
    a =(int*)svGetArrayPtr(h);
    for(i=0;i<10;i++) {
        printf("C: a[%d]=%d\n", i, a[i]);
        a[i] = 10-i;
    }
}
```

```
}
```

Use the following command to compile the examples shown in [Example 26-11](#):

```
% vcs -sverilog test.sv test.c
```

The simulation produces the following output:

```
% simv
SV: a[0]=0
SV: a[1]=1
SV: a[2]=2
...
C: a[0]=0
C: a[1]=1
C: a[2]=2
...
SV after DPI: a[0]=10
SV after DPI: a[1]=9
SV after DPI: a[2]=8
SV after DPI: a[3]=7
SV after DPI: a[4]=6
SV after DPI: a[5]=5
SV after DPI: a[6]=4
SV after DPI: a[7]=3
SV after DPI: a[8]=2
SV after DPI: a[9]=1
V C S      S i m u l a t i o n      R e p o r t
```

Example 26-12 Sized Array and Logic

```
// SystemVerilog side, test.sv
program p1;
    int a[5][5];
    logic b;
    import "DPI" function void mydisplay(int a[5][5],logic b);
    initial begin
        for(int i=0;i<5;i++)
            for(int j=0;j<5;j++) a[i][j] = i+j;
        b = 1'bz;
        mydisplay(a,b);
    end
endprogram
```

```

        end
endprogram

/* C side, test.c */
#include <svdpi.h>
int i,j;
void mydisplay(int a[5][5],svLogic b) {
    for(i=0;i<5;i++)
        for(j=0;j<5;j++) {
            printf("a[%d] [%d]=%d\n",i,j,a[i][j]);
        }
    printf("%x",b);
}

```

In [Example 26-12](#), logic/reg in SystemVerilog map to C values as follows:

- SystemVerilog 0 maps to C 0
- SystemVerilog 1 maps to C 1
- SystemVerilog z maps to C 2
- SystemVerilog x maps to C 3

To compile the example shown in [Example 26-12](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation, VCS produces output that looks like the following:

```

% simv
a[0][0]=0
a[0][1]=1
a[0][2]=2
...
a[4][3]=7
a[4][4]=8
2          V C S   S i m u l a t i o n   R e p o r t

```

Example 26-13 Scalar Open Array

```
// SystemVerilog side, test.sv
program p1;
    import "DPI" function void mydisplay(bit a[]) ;
    bit a[17:2];
    initial begin
        for(int i=0;i<16;i++) a[i] = (i%2==0? 1'b1:1'b0);
        mydisplay(a);
    end
endprogram

/* C side, test.c */
#include <svdpi.h>
int i;
void mydisplay(svOpenArrayHandle a) {
    svBit c;
    int low = svLow(a,1);
    int high = svHigh(a,1);
    printf("%d\n",svIncrement(a,1));
    for(i=low;i<=high;i++) {
        c = svGetBitArrElem(a,i);
        printf("a[%d]=%d\n",i,c);
    }
}
```

To compile the example shown in [Example 26-13](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation, VCS produces output that looks like the following:

```
% simv
1
a[2]=1
a[3]=0
a[4]=1
a[5]=0
a[6]=1
```

```

a[7]=0
a[8]=1
a[9]=0
a[10]=1
a[11]=0
a[12]=1
a[13]=0
a[14]=1
a[15]=0
a[16]=0
a[17]=0
      V C S      S i m u l a t i o n      R e p o r t

```

Example 26-14 Two-Dimensional Open Array

```

// SystemVerilog side, test.sv
program p1;
    int a[6:1][8:3];
    import "DPI" function void mydisplay(inout int h[][]);
    initial begin
        for(int i=1;i<6;i++)
            for(int j=3;j<8;j++) a[i][j] = i+j;
            mydisplay(a);
        for(int i=1;i<6;i++)
            for(int j=3;j<8;j++) $display(a[i][j]);
    end
endprogram

/* C side, test.c */
#include <svdpi.h>
int i,j;
void mydisplay(svOpenArrayHandle h) {
    int lo1 = svLow(h,1);int hi1 = svHigh(h,1);
    int lo2 = svLow(h,2);int hi2 = svHigh(h,2);
    int *a;
    for(i=lo1;i<=hi1;i++)
        for(j=lo2;j<=hi2;j++) {
            a =(int*)svGetArrElemPtr2(h,i,j);
            printf("[%d] [%d]=%d\n",i,j,*a);
            *a = i*j;
        }
}

```

```
}
```

To compile the example shown in [Example 26-14](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation for [Example 26-14](#), VCS produces output that looks like the following:

```
% simv
[1] [3]=4
[1] [4]=5
...
3
4
...
30
35

          V C S      S i m u l a t i o n      R e p o r t
```

Example 26-15 Packed Array

```
// SystemVerilog side, test.sv
program p1;
    logic[63:0] a;
    import "DPI" function void mydisplay(logic[63:0] a);
    initial begin
        a[31:0] = 32'b0;
        a[63:32] = 32'hffff_ffff;
        mydisplay(a);
    end
endprogram

/* C side, test.c */
#include <svdpi.h>
void mydisplay(const svLogicVec32 a[2]) {
    printf("a[0]=%x\n",a[0].d);
    printf("a[1]=%x\n",a[1].d);
}
```

To compile the example shown in [Example 26-15](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation, VCS produces output that looks like the following:

```
% simv
a[0]=0
a[1]=ffffffffff
          V C S      S i m u l a t i o n      R e p o r t
```

Example 26-16 Another Packed Array

```
// SystemVerilog side, test.sv
program p1;
    import "DPI" function void mydisplay(input bit [4:2] a[]);
    bit [4:2] a[8];
    initial begin
        for(int i=0;i<8;i++) a[i]= 15+i;
        for(int i=0;i<8;i++) $display("SV: a[%0d]",i,a[i]);
        mydisplay(a);
    end
endprogram

/* C side, test.c */
#include <svdpi.h>
int i;
void mydisplay(const svOpenArrayHandle a)
{
    svBitVec32 c;
    int low = svLow(a,1);
    int high = svHigh(a,1);
    for(i=low;i<=high;i++) {
        svGetBitArrElemVec32(&c,a,i);
        printf("C: a[%d]=%d\n",i,c);
    }
}
```

To compile the example shown in [Example 26-16](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation, VCS produces output that looks like the following:

```
% simv
SV: a[0]7
SV: a[1]0
SV: a[2]1
SV: a[3]2
SV: a[4]3
SV: a[5]4
SV: a[6]5
SV: a[7]6
C: a[0]=7
C: a[1]=0
C: a[2]=1
C: a[3]=2
C: a[4]=3
C: a[5]=4
C: a[6]=5
C: a[7]=6
```

V C S S i m u l a t i o n R e p o r t

Example 26-17 Packed Array with Length Greater than 32-bit

```
// SystemVerilog side, test.sv
program p1;
    int a;
    bit [27:0] b;
    bit[35:0] c;
    import "DPI" function void mydisplay(int a, int b,
bit[35:0] c);
    initial begin
        a = 10;
        b = 28'h0123_456;
        c = 36'h0123_4567_8;
        mydisplay(a,b,c);
    end
endprogram

/* C side, test.c */
```

```
#include <svdpi.h>
void mydisplay(int a, int b, svBitVec32
c[SV_CANONICAL_SIZE(36)]) {
    printf("a is %d\n",a);
    printf("b is %x\n",b);
    printf("c[0] is %x\n",c[0]);
    printf("c[1] is %x\n",c[1]); }
```

To compile the example shown in [Example 26-17](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation, VCS produces output that looks like the following:

```
% simv
a is 10
b is 123456
c[0] is 12345678
c[1] is 0
V C S      S i m u l a t i o n      R e p o r t
```

Example 26-18 Integer

```
// SystemVerilog side, test.sv
program p1;
    integer i;
    import "DPI" function void mydisplay(integer i);
    initial begin
        i = 32'h0000_0101;
        $display("SV: %h",i);
        mydisplay(i);
        i = 32'h0000_zzxx;
        $display("SV: %h",i);
        mydisplay(i);
    end
endprogram

/* C side, test.c */
#include <svdpi.h>
void mydisplay(svLogicVec32 *i) {
    io_printf("C: i.d is %d\n",i->d);
```

```
    io_printf("C: i.c is %d\n",i->c);
}
```

Use the following command to compile the examples shown in [Example 26-18](#):

```
% vcs -sverilog test.sv test.c
```

The simulation produces the following output:

```
% simv
SV: 00000101
C: i.d is 257
C: i.c is 0
SV: 0000zzxx
C: i.d is 255
C: i.c is 65535
```

```
V C S      S i m u l a t i o n      R e p o r t
```

Example 26-19 Struct

```
// SystemVerilog side, test.sv
program p1;
    typedef struct {
        int a;int b;
    } mystruct;
import "DPI" function void mydisplay(inout mystruct s1);
mystruct s1;
initial begin
    s1.a =10;
    s1.b =20;
    mydisplay(s1);
end
endprogram

/* C side, test.c */
#include <svdpi.h>
typedef struct {
    int a;int b;
} mystruct;
void mydisplay(mystruct *s1) {
    printf("s1.a is %d, s1.b is %d\n",s1->a,s1->b);
```

```
}
```

To compile the example shown in [Example 26-19](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation, VCS produces output that looks like the following:

```
% simv  
s1.a is 10, s1.b is 20  
V C S   S i m u l a t i o n   R e p o r t
```

Example 26-20 Packed Struct

```
// SystemVerilog side, test.sv  
program p1;  
    typedef struct packed {bit[1:0] a; bit b; bit c;} ps;  
    import "DPI" function void mydisplay(ps p);  
    initial begin  
        ps val1;  
        val1 = 4'hb;  
        mydisplay(val1);  
    end  
endprogram  
  
/* C side, test.c */  
#include <svdpi.h>  
void mydisplay(svBitVec32 p) {  
    printf("p is %x\n",p);  
}
```

To compile the example shown in [Example 26-20](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation, VCS produces output that looks like the following:

```
% simv  
p is b
```

V C S S i m u l a t i o n R e p o r t

[Example 26-21](#) shows how a blocking DPI task can only be called from a context import DPI task.

Example 26-21 Context Import DPI Task

```
// SystemVerilog side, test.sv
module top;
    import "DPI" context function void c_display();
    export "DPI" task sv_display;
    m1 m1_inst();
    m2 m2_inst();
    initial begin
        c_display();
    end
    task sv_display();
        $display("SV: top");
    endtask
endmodule
module m1;
    import "DPI" context function void c_display();
    export "DPI" task sv_display;
    initial begin
        c_display();
    end
    task sv_display();
        $display("SV: m1");
    endtask
endmodule
module m2;
    import "DPI" context function void c_display();
    export "DPI" task sv_display;
    initial begin
        c_display;
    end
    task sv_display();
        $display("SV: m2");
    endtask
endmodule

/* C side, test.c */

```

```
#include <svdpi.h>
extern int sv_display();
void c_display() {
    io_printf("\nC: c_display\n");
    sv_display(); }
```

To compile the example shown in [Example 26-21](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation, VCS produces output that looks like the following:

```
% simv
C: c_display
SV: m1

C: c_display
SV: m2

C: c_display
SV: top

V C S      S i m u l a t i o n      R e p o r t
```

Example 26-22 Explicit Context Import DPI Task

```
// SystemVerilog side, test.sv
module top;
    import "DPI" context function void c_display();
    export "DPI" task sv_display;
    m1 m1_inst();
    m2 m2_inst();
    initial begin
        #1;
        c_display();
    end
    task sv_display();
        $display("SV: top");
    endtask
endmodule
module m1;
```

```

import "DPI" context function void c_display();
import "DPI" context function void mygetscope();
export "DPI" task sv_display;
initial begin
    mygetscope();
    c_display();
end
task sv_display();
    $display("SV: m1");
endtask
endmodule
module m2;
    import "DPI" context function void c_display();
    export "DPI" task sv_display;
    initial begin
        #1;
        c_display;
    end
    task sv_display();
        $display("SV: m2");
    endtask
endmodule

/* C side, test.c */
#include <svdpi.h>
#include <vcsuser.h>
extern int sv_display();
svScope myscope;
void mygetscope() {
    myscope = svGetScope();
}
void c_display() {
    svSetScope(myscope);
    io_printf("\nC: c_display\n");
    sv_display();
}

```

To compile the example shown in [Example 26-22](#), use the following command:

```
% vcs -sverilog test.sv test.c
```

When you run the simulation, VCS produces output that looks like the following:

```
C: c_display  
SV: m1  
C: c_display  
SV: m1  
C: c_display  
SV: m1
```

V C S S i m u l a t i o n R e p o r t

Memory Management

The SystemVerilog and C sides of the DPI are responsible for their own memory management (`malloc` and `free`). For example, imported functions cannot free memory allocated on the SystemVerilog side. And SystemVerilog code cannot free memory allocated on the C side.

DPI Debugging

You enable C source code debug with `-g` options:

```
% vcs -sverilog case1.sv case1.cpp -debug_all -CFLAGS -g
```

DVE supports SystemVerilog design/testbench and C integrated debug.

tf Routines Not to Call in DPI

Do not call the `tf` routines shown in the following table from a DPI context.

<code>tf_asynchon</code>	<code>tf_setrealdelay</code>	<code>tf_strgetp</code>
<code>tf_asynchoff</code>	<code>tf_clearalldelays</code>	<code>tf_getp</code>
<code>tf_itestpvc_flag</code>	<code>tf_typep</code>	<code>tf_getscalarp</code>
<code>tf_testpvc_flag</code>	<code>tf_sizep</code>	<code>tf_getlongp</code>
<code>tf_imovepvc_flag</code>	<code>tf_mipname</code>	<code>tf_getcstringp</code>
<code>tf_copypvc_flag</code>	<code>tf_mipid</code>	<code>tf_getrealp</code>
<code>tf_icopypvc_flag</code>	<code>tf_imipid</code>	<code>tf_putp_direct</code>
<code>tf_movepvc_flag</code>	<code>tf_spname</code>	<code>tf_putp</code>
<code>tf_imovepvc_flag</code>	<code>tf_ispname</code>	<code>tf_putlongp</code>
<code>tf_getpchange</code>	<code>tf_expr_eval</code>	<code>tf_strlongdelputp</code>
<code>tf_synchronize</code>	<code>tf_exprinfo</code>	<code>tf_strrealdelputp</code>
<code>tf_rosynchronize</code>	<code>tf_nodeinfo</code>	<code>tf_setworkarea</code>
<code>tf_controller</code>	<code>tf_propagatep</code>	<code>tf_getworkarea</code>
<code>tf_setlongdelay</code>	<code>tf_evaluatep</code>	<code>tf_mdanodeinfo</code>

27

SystemVerilog VPI Object Model

Note:

SystemVerilog extends the Verilog procedural interface (VPI) object diagrams to support SystemVerilog constructs. The VPI object diagrams document the properties of objects and the relationships of objects. How these diagrams illustrate this information is explained in Clause 26 of IEEE Std 1364. The SystemVerilog extensions to the VPI diagrams are in the form of changes to or additions to the diagrams contained in IEEE Std 1364.

Table 27-1 summarizes the changes and additions made to the Verilog VPI object diagrams.

Table 27-1 Verilog VPI object diagram changes and additions

Diagram	Notes
"Module (supersedes 26.6.1 of IEEE Std 1364)" on page 867 Module	Supersedes IEEE Std 1364, 26.6.1
"Interface" on page 868 Interface	Addition to IEEE 1364 VPI diagrams
"Modport" on page 869 Modport	Addition to IEEE 1364 VPI diagrams
"Interface Task and Function Declaration" on page 869 Interface task and function declaration	Addition to IEEE 1364 VPI diagrams
"Program" on page 870 Program	Addition to IEEE 1364 VPI diagrams
"Instance" on page 871 Instance	Addition to IEEE 1364 VPI diagrams
"Instance Arrays (Supersedes 26.6.2 of IEEE Std 1364)" on page 873 Instance arrays	Supersedes IEEE Std 1364, 26.6.2
"Scope (Supersedes 26.6.3 of IEEE Std 1364)" on page 874 Scope	Supersedes IEEE Std 1364, 26.6.3
"IIO Declaration (Supersedes 26.6.4 of IEEE Std 1364)" on page 875 IO declaration	Supersedes IEEE Std 1364, 26.6.4
"Ports (Supersedes 26.6.5 of IEEE Std 1364)" on page 876 Ports	Supersedes IEEE Std 1364, 26.6.5
"Reference Objects" on page 878 Reference objects	Addition to IEEE 1364 VPI diagrams
"Nets (Supersedes 26.6.6 of IEEE Std 1364)" on page 884 Nets	Supersedes IEEE Std 1364, 26.6.6
"Variables (Supersedes 26.6.7 and 26.6.8 of IEEE Std 1364)" on page 890 Variables	Supersedes IEEE Std 1364, 26.6.7, 26.6.8
"Variable Select (Supersedes 26.6.8 of IEEE Std 1364) Variable Drivers and Loads (Supersedes 26.6.23 of IEEE Std 1364)" on page 897 Variable select	Addition to IEEE 1364 VPI diagrams


Table 27-1 Verilog VPI object diagram changes and additions (Continued)

Diagram	Notes
"Variable Select (Supersedes 26.6.8 of IEEE Std 1364) Variable Drivers and Loads (Supersedes 26.6.23 of IEEE Std 1364)" on page 897 Variable drivers and loads	Supersedes IEEE Std 1364, 26.6.23
"Typespec" on page 899 Typespec	Addition to IEEE 1364 VPI diagrams
"Structures and Unions" on page 902 Structures and unions	Addition to IEEE 1364 VPI diagrams
"Named Events (Supersedes 26.6.11 of IEEE Std 1364) Details:" on page 902 Named events	Supersedes IEEE Std 1364, 26.6.11
"Parameter (Supersedes 26.6.12 of IEEE Std 1364)" on page 904 Parameter	Supersedes parameter in IEEE Std 1364, 26.6.12
"Class Definition" on page 906 Class object definition	Addition to IEEE 1364 VPI diagrams
"Class Variables and Class Objects" on page 908 Class variables	Addition to IEEE 1364 VPI diagrams
"Module Path, Path Term (Supersedes 26.6.15 of IEEE Std 1364)" on page 911 Module path, path term	Supersedes IEEE Std 1364, 26.6.15
"Task and Function Declaration (Supersedes 26.6.18 of IEEE Std 1364)" on page 912 Task and function declaration	Supersedes IEEE Std 1364, 26.6.18
"Frames (Supersedes 26.6.20 of IEEE Std 1364)" on page 914 Frames	Supersedes IEEE Std 1364, 26.6.20
"Threads" on page 915 Threads	Addition to IEEE 1364 VPI diagrams
"Clocking Block" on page 917 Clocking block	Addition to IEEE 1364 VPI diagrams
"Assertion" on page 918 Assertion	Addition to IEEE 1364 VPI diagrams
"Concurrent Assertions" on page 919 Concurrent assertions	Addition to IEEE 1364 VPI diagrams
"Property Declaration" on page 920 Property declaration	Addition to IEEE 1364 VPI diagrams

Table 27-1 Verilog VPI object diagram changes and additions (Continued)

Diagram	Notes
"Property Specification" on page 921 Property specification	Addition to IEEE 1364 VPI diagrams
"Sequence Declaration" on page 922 Sequence declaration	Addition to IEEE 1364 VPI diagrams
"Multiclock Sequence Expression" on page 923 Multiclock sequence expression	Addition to IEEE 1364 VPI diagrams
"Expressions (Supersedes 26.6.26 of IEEE Std 1364)" on page 924 Expressions	Supersedes IEEE Std 1364, 26.6.26
"Atomic Statement (Supersedes atomic stmt in IEEE Std 1364)" on page 928 Atomic statement	Supersedes atomic statement in IEEE Std 1364, 26.6.27
"Event Statement (Supersedes event stmt in 26.6.27 of IEEE Std 1364)" on page 931 . Event statement	Supersedes event statement in IEEE Std 1364, 26.6.27
"Process (Supersedes process in 26.6.27 of IEEE Std 1364)" on page 931 Process	Supersedes process in IEEE Std 1364, 26.6.27
"Assignment (Supersedes 26.6.28 of IEEE Std 1364)" on page 932 Assignment	Supersedes IEEE Std 1364, 26.6.28
"Waits (Supersedes wait in 26.6.32 of IEEE Std 1364)" on page 933 Waits	Supersedes wait object in IEEE Std 1364, 26.6.32
"If, if-else (Supersedes 26.6.35 of IEEE Std 1364)" on page 933 if, if-else	Supersedes IEEE Std 1364, 26.6.35
"Attribute (Supersedes 26.6.42 of IEEE Std 1364)" on page 934 Attribute	Supersedes IEEE Std 1364, 26.6.42


Module (supersedes 26.6.1 of IEEE Std 1364)



Details:

1. Top-level modules shall be accessed using `vpi_iterate()` with a `NULL` reference object.
2. If a `module` is an element within a module array, the `vpiIndex` transition is used to access the index within the array. If a `module` is not part of a module array, this transition shall return `NULL`.


Interface




Details:

If an `interface` is an element within an instance array, the `vpiIndex` transition is used to access the index within the array. If an `interface` is not part of an instance array, this transition shall return `NULL`.

Modport




Interface Task and Function Declaration



Details:

1. `vpi_iterate()` can return more than one task or function declaration for modport tasks and functions with an access type of **vpiForkJoin** because the task or function can be imported from multiple module instances.
2. Possible return values for the `vpiAccessType` property for an interface tf decl are `vpiForkJoin` and `vpiExtern`.


Program



Details:

If a **program** is an element within an **instance array**, the **vpiIndex** transition is used to access the index within the array. If a **program** is not part of an **instance array**, this transition shall return **NULL**.

Instance




Details:

1. The **vpiTypedef** iteration shall return the user-defined typespecs that have typedefs explicitly declared in the instance.

2. vpiModule shall return a module if the object is inside a module instance; otherwise, it shall return NULL.
3. vpilInstance shall always return the immediate instance (package, module, program, or interface) in which the object is instantiated.
4. vpiMemory shall return array variable objects rather than vpiMemory objects. IEEE Std 1364 has made a similar update to the Verilog VPI (refer to detail 1 in 26.6.9 of IEEE Std 1364).
5. vpiFullName for objects that exist within a compilation unit shall begin with '\$unit::' and, therefore, may be ambiguous.
vpiFullName for a package shall be the name of the package and should end with "::"; this syntax disambiguates between a module and a package of the same name. vpiFullName for objects that exist in a package shall begin with the name of the package followed by "::". The separator :: shall appear between the package name and the immediately following name component. The . separator shall be used in all cases except package and class defn.
6. The following items shall not be accessible via vpi_handle_by_name():
 - Imported items
 - Objects that exist within a compilation unit
7. Passing a NULL handle to vpi_get() with properties vpiTimePrecision or vpiTimeUnit shall return the smallest time precision of all modules in the instantiated design.
8. The properties vpiDefLineNo and vpiDefFile can be affected by the 'line compiler directive. See 19.7 of IEEE Std 1364 for more details on the 'line directive.


Instance Arrays (Supersedes 26.6.2 of IEEE Std 1364)



Details:

1. Traversing from the instance array to *expr* shall return a simple expression object of type *vpiOperation* with a *vpiOpType* of *vpiListOp*. This expression can be used to access the actual list of connections to the instance array in the Verilog source code.
2. To obtain all the dimensions of a multidimensional array, the range iterator must be used. Using the *vpiLeftRange/vpiRightRange* properties only returns the last dimension of a multidimensional array.

Scope (Supersedes 26.6.3 of IEEE Std 1364)




Details:

1. Unnamed scopes shall have valid names, although tool dependent.
2. The vpilImport iterator shall return all objects imported into the current scope via import statements. Only objects actually referenced through the import shall be returned, rather than items potentially made visible as a result of the import. Refer to “[Search Order Rules](#)” on page 687 for more details.

- A task func can have zero or more statements (see “Tasks” on page 318 and “Functions” on page 321). If the number of statements is greater than 1, the vpiStmt relation shall return an unnamed begin that contains the statements of the task or function. If the number of statements is zero, the vpiStmt relation shall return NULL.

I/O Declaration (Supersedes 26.6.4 of IEEE Std 1364)




Details:

- vpiDirection returns vpiRef for pass by ref ports or arguments.
- A ref obj type handle may be returned for the vpiExpr of an io decl if it is passed by reference or if the io decl is an interface or a modport.

3. If the vpiExpr of an io decl is a ref obj and if the vpiActual of the ref obj is an interface or modport declaration, then the vpiDirection of the io decl shall be undefined.

Ports (Supersedes 26.6.5 of IEEE Std 1364)




Details:

1. vpiPortType shall be one of the following three types: vpiPort, vpiInterfacePort, and vpiModportPort. Port type depends on the formal, not on the actual.

2. `vpi_get_delays()`, `vpi_put_delays()` delays shall not be applicable for `vpiInterfacePort`.
3. `vpiHighConn` shall indicate the hierarchically higher (closer to the top module) port connection.
4. `vpiLowConn` shall indicate the lower (further from the top module) port connection.
5. `vpiLowConn` of a `vpiInterfacePort` shall always be `vpiRefObj`.
6. Properties `vpiScalar` and `vpiVector` shall indicate if the port is 1 bit or more than 1 bit. They shall not indicate anything about what is connected to the port.
7. Properties `vpiIndex` and `vpiName` shall not apply for port bits.
8. If a port is explicitly named, then the explicit name shall be returned. If not, and a name exists, then that name shall be returned. Otherwise, `NULL` shall be returned.
9. `vpiPortIndex` can be used to determine the port order. The first port has a port index of zero.
10. `vpiLowConn` shall return `NULL` if the module or interface or program port is a null port (e.g., “module M();”). `vpiHighConn` shall return `NULL` if the instance of the module, interface, or program does not have a connection to the port.
11. `vpiSize` for a null port shall return 0.

Reference Objects



Details:

1. A **ref obj** represents a declared object or subelement of that object that is a reference to an actual instantiated object. A **ref obj** exists for ports with **ref** direction, for an **interface** port, for a **modport** port, or for formal **task function** **ref** arguments. The specific cases for a **ref obj** are as follows:
 - A variable, named event, or named event array that is the lowconn of a **ref** port

- Any subelement expression of the above
- A local declaration of an interface or modport passed through a port or any net, variable, named event, or named event array of those
- A virtual interface declaration in a class definition
- A ref formal argument of a task or function or of a subelement expression of it

A ref obj may be obtained when walking port connections (lowConn, highConn), when traversing an expression that is a use of such ref obj, when accessing the virtual interface of a class, or when accessing the io decl of an instance, task, or function.

2. The name of ref obj can be different at every instance level it is being declared. The vpiActual relationship always returns the actual instantiated object if the ref obj is bound to an actual object at the time of the query.
3. The vpiParent relationship allows the traversal of a ref obj that is a subelement of a ref obj. In the example below, r[0] is a ref obj whose parent is the ref obj r. The vpiActual for the ref obj r[0] would return the var bit a[0], and the vpiActual of the ref obj r would return the variable a.

```
module top;
    logic [2:0] a;
    u1 m (a);
endmodule
module n (ref [2:0] r);
    initial
        r[0] = 1'b0;
endmodule
```

4. The vpiVirtual property shall return TRUE if the ref obj is a reference to a virtual interface and FALSE if the ref obj is a reference to an interface that is not a virtual interface. The vpiVirtual property shall return vpiUndefined for all other kinds of ref obj.
5. The vpiGeneric property shall return TRUE if the ref obj is a reference to a generic interface and FALSE if the ref obj is a reference to an interface that is not a generic interface. The vpiGeneric property shall return vpiUndefined for all other kinds of ref obj.
6. The vpiDefName property when applied to a ref obj that is an actual of an interface or modport shall return the interface definition name or modport name.
7. The vpiTypeSpec property returns NULL for a ref obj of which vpiActual is a not a net, variable, or part-select.

Examples

Example 1: Passing an interface or modport through a port:

```

interface simple ();
    logic req, gnt;
    modport slave (input req, output gnt);
    modport master (input gnt, output req);
endinterface

module top();

    interface simple i;

        child1 i1(i);
        child2 i2(i.master);
    endmodule

```

```

*****
for the port of i1,
    the vpiHighConn relationship returns a handle of type
vpiRefObj. The
    vpiActual relationship applied to the ref obj returns
a handle of type
    vpiInterface.

for the port of i2,
    the vpiHighConn relationship returns a handle of type
vpiRefObj. The
    vpiActual relationship applied to the ref obj returns
a handle of type
    vpiModport.
*****
module child1(interface simple s);
    c1 c_1(s);
    c1 c_2(s.master);
endmodule

*****
for the port of module child1,
    the vpiLowConn relationship returns a handle of type
vpiRefObj. The
    vpiActual relationship applied to the ref obj returns
a handle of type
    vpiInterface.
for that refObj,
    the vpiPort relationship returns the port of child1.
    the vpiPortInst iteration returns handles to s,
s.master.
    the vpiActual relationship returns a handle to i.
for the port of instance c_1:
    vpiHighConn returns a handle of type vpiRefObj. The
vpiActual relationship
    applied to the ref obj handle returns a handle of type
vpiInterface.
for the port of instance c_2:
    vpiHighConn returns a handle of type vpiRefObj. The
vpiActual relationship
    applied to the ref obj handle returns a handle of type
vpiModport.

```

```
*****
```

Example 2: Virtual interface declaration in a class definition:

```
interface SBUS; // A Simple bus interface
    logic req, grant;
    logic [7:0] addr, data;
endinterface

class SBUSTransactor; // SBUS transactor class
    virtual SBUS bus; // virtual interface of type SBUS
    function new( virtual SBUS s );
        bus = s; // initialize the virtual interface
    endfunction
    task request(); // request the bus
        bus.req <= 1'b1;
    endtask
    task wait_for_bus(); // wait for the bus to be granted
        @(posedge bus.grant);
    endtask
endclass


module devA( SBUS s ); ... endmodule // devices that use SBUS

module devB( SBUS s ); ... endmodule

module top;
    SBUS s[1:4] (); // instantiate 4 interfaces
    devA a1( s[1] );
    devB b1( s[2] );
    devA a2( s[3] );
    devB b2( s[4] );
    initial begin
        SBUSTransactor t[1:4]; // create 4 bus-transactors
        and bind
        t[1] = new( s[1] );
        t[2] = new( s[2] );
        t[3] = new( s[3] );
        t[4] = new( s[4] );
    end
endmodule
```

A ref obj is returned for the left-hand expression of the statement “bus = s” in the constructor of the class definition SBustransactor. The vpiName of that ref obj is “bus”, and its vpiDefName is the name of the interface “SBus”. The vpiActual relationship returns the interface instance associated with that particular call to new after the assignment has executed. For example, if it was “new (s[1])”, vpiActual would return the interface s[1]. If vpiActual is queried before the assignment is executed, the method may return NULL if the virtual “bus” interface is uninitialized. The right-hand expression also returns a ref obj which vpiActual is the interface instance passed to the call to new.

Nets (Supersedes 26.6.6 of IEEE Std 1364)



Details:


1. Any net declared as an array with one or more unpacked ranges is an array net. The range iterator for an array net returns only the unpacked ranges for the array.
2. The boolean property vpiArray is deprecated in this standard. The vpiArrayMember property shall be TRUE for a net that is an element of an array net. It shall be FALSE otherwise.
3. For logic nets, net bits shall be available regardless of vector expansion.
4. Continuous assignments and primitive terminals shall be accessed regardless of hierarchical boundaries.
5. Continuous assignments and primitive terminals shall only be accessed from scalar nets or bit-selects.
6. For vpiPorts, if the reference handle is a net bit, then port bits shall be returned. If it is an entire net or array net, then a handle to the entire port shall be returned.
7. For vpiPortInst, if the reference handle is a bit or scalar, then port bits or scalar ports shall be returned, unless the highconn for the port is a complex expression where the bit index cannot be determined. If this is the case, then the entire port shall be returned. If the reference handle is an entire net or array net, then the entire port shall be returned.
8. For vpiPortInst, it is possible for the reference handle to be part of the highconn expression, but not connected to any of the bits of the port. This may occur if there is a size mismatch. In this situation, the port shall not qualify as a member for that iteration.
9. For implicit nets, vpiLineNo shall return 0, and vpiFile shall return the file name where the implicit net is first referenced.
10. vpi_handle(vpilIndex, net_bit_handle) shall return the bit index for the net bit. vpi_iterate (vpilIndex, net_bit_handle) shall return the set of indices for a multidimensional net array bit-select, starting with the index for the net bit and working outward.

11. Only active forces and `assign` statements shall be returned for `vpiLoad`.
12. Only active forces shall be returned for `vpiDriver`.
13. `vpiDriver` shall also return ports that are driven by objects other than nets and net bits.
14. `vpiLocalLoad` and `vpiLocalDriver` return only the loads or drivers that are local, i.e., contained by the module instance that contains the net, including any ports connected to the net (output and inout ports are loads, input and inout ports are drivers).
15. For `vpiLoad`, `vpiLocalLoad`, `vpiDriver`, and `vpiLocalDriver` iterators, if the object is `vpiNet` for an enum net, an integer net, or a time net or for a logic net or struct net for which `vpiVector` is TRUE, then all loads or drivers are returned exactly once as the loading or driving object. In other words, if a part-select loads or drives only some bits, the load or driver returned is the part-select. If a driver is repeated, it is only returned once. To trace exact bit-by-bit connectivity, pass a `vpiNetBit` object to `vpi_iterate`.
16. An iteration on loads or drivers for a variable bit-select shall return the set of loads or drivers for whatever bit to which the bit-select is referring at the beginning of the iteration.
17. `vpiSimNet` shall return a unique net if an implementation collapses nets across hierarchy (refer to 12.3.10 of IEEE Std 1364 for the definition of simulated net and collapsed net).
18. The property `vpiExpanded` on an object of type `vpiNetBit` shall return the property's value for the parent.
19. The loads and drivers returned from (`vpiLoad`, `obj_handle`) and `vpi_iterate(vpiDriver, obj_handle)` may not be the same in different implementations, due to allowable net collapsing (see 12.3.10 of IEEE Std 1364). The loads and drivers returned from `vpi_iterate(vpiLocalLoad, obj_handle)` and `vpi_iterate(vpiLocalDriver, obj_handle)` shall be the same for all implementations.

20. The boolean property vpiConstantSelect returns TRUE if the expression that constitutes the index or indices evaluates to a constant and FALSE otherwise.
21. vpiSize for an array net shall return the number of nets in the array. For unpacked structures, the size returned indicates the number of members in the structure. For an enum net, integer net, logic net, time net, or packed struct net, vpiSize shall return the size of the net in bits. For a net bit, vpiSize shall return 1.
22. vpi_iterate(vpiIndex, net_handle) shall return the set of indices for a net within an array net, starting with the index for the net and working outward. If the net is not part of an array (the vpiArrayMember property is FALSE), a NULL shall be returned.
23. vpi_iterate(vpiRange, array_net_handle) shall return the set of array range declarations beginning with the leftmost range of the array declaration and iterate to the rightmost range of the array declaration.
24. vpiArrayNet is #defined the same as vpiNetArray for backward compatibility. A call to vpi_get_str(vpiType, <array_net_handle>) may return either “vpiArrayNet” or “vpiNetArray”.

25. A logic net without a packed dimension defined is a scalar; and for that object the property vpiScalar shall return TRUE, and the property vpiVector shall return FALSE. A logic net with one or more packed dimensions defined is a vector, and the property vpiVector shall return TRUE (vpiScalar shall return FALSE). A packed struct net is a vector, and the property vpiVector shall return TRUE (vpiScalar shall return FALSE). A net bit is a scalar, and the property vpiScalar shall return TRUE (vpiVector shall return FALSE). The properties vpiScalar and vpiVector when queried on a handle to an enum net shall return the value of the respective property for an object for which the typespec is the same as the base typespec of the typespec of the enum net. For an integer net or a time net, the property vpiVector shall return TRUE (vpiScalar shall return FALSE). For an array net, the vpiScalar and vpiVector properties shall return the values of the respective properties for an array element. The vpiScalar and vpiVector properties shall return FALSE for all other net objects.
26. vpiLogicNet is #defined the same as vpiNet for backward compatibility. A call to vpi_get_str (vpiType, <logic_net_handle>) may return either “vpiLogicNet” or “vpiNet”.
27. Neither an array net nor an unpacked struct net has a value property.

Variables (Supersedes 26.6.7 and 26.6.8 of IEEE Std 1364)



A value of vpiValidTrue for the property vpiValid shall indicate that the application may continue to access the properties, relationships, and value of the variable indicated by the reference handle. A value of vpiValidFalse shall indicate that the variable indicated by the reference handle can no longer be accessed. A variable may cease to exist, for example, if the scope terminates in which an automatic variable is declared (see “[Scope and Lifetime](#)” on page 154) or because the object is reclaimed by automatic memory management (see “[Memory Management](#)” on page 207).

If an implementation is unable to determine whether the associated variable still exists, it may cause vpiValid to return a value of vpiValidUnknown. In this case, the application may attempt to reacquire a handle to the variable by starting from a static handle or from a handle for which vpiValid returns vpiValidTrue.

Note:

An attempt to reacquire a handle to a variable for which vpiValid returns vpiValidFalse will always fail. An attempt to reacquire a handle to a variable for which vpiValid returns vpiValidTrue is unnecessary, but will always succeed.

It shall be an error for an application to attempt to obtain a property, relationship, or value of an invalid variable.

Details:

1. Any variable declared as an array with one or more unpacked ranges is an array var. The range iterator for an array var returns only the unpacked ranges for the array.
2. The boolean property vpiArray is deprecated in this standard. The boolean property vpiArrayMember shall be TRUE if the referenced variable is a member of an array variable. It shall be FALSE otherwise.
3. To obtain the members of a union and structure, see the relations in “[Structures and Unions](#)” on page 902.

4. The range relation is valid only when the variable is an array var or when the variable is a logic var or a bit var and the property vpiVector is TRUE. When applied to array vars, this relation returns only unpacked ranges. When applied to logic and bit variables, it returns only the packed ranges.
5. vpi_handle(vpilIndex, var_select_handle) shall return the index of a var select in a one-dimensional array. vpi_iterate(vpilIndex, var_select_handle) shall return the set of indices for a var select in a multidimensional array, starting with the index for the var select and working outward.
6. If a logic var or bit var has more than one packed dimension, vpiLeftRange and vpiRightRange shall return the bounds of the leftmost packed dimension. If an array var has more than one unpacked dimension, vpiLeftRange and vpiRightRange shall return the bounds of the leftmost unpacked dimension.
7. A var select is an element selected from an array var.
8. If the variable has an initialization expression, the expression can be obtained from vpi_handle(vpExpr, var_handle).
9. vpiSize for a variable array shall return the number of variables in the array. For nonarray variables, it shall return the size of the variable in bits. For unpacked structures and unions, the size returned indicates the number of fields in the structure or union.
10. vpiSize for a var select shall return the number of bits in the var select. This applies only for packed var select.
11. Variables of vpiType, vpiArrayVar, or vpiClassVar do not have a value property. Struct var and union var variables for which the vpiVector property is FALSE do not have a value property.
12. vpiBit iterator applies only for logic, bit, packed struct, and packed union variables.

13. `vpi_handle(vpiIndex, var_bit_handle)` shall return the bit index for the variable bit. `vpi_iterate (vpiIndex, var_bit_handle)` shall return the set of indices for a multidimensional variable bit-select, starting with the index for the bit and working outwards.
14. `cbSizeChange` shall be applicable only for dynamic and associative arrays. If both value and size change, the size change callback shall be invoked first. This callback fires after size change occurs and before any value changes for that variable. The value in the callback is the new size of the array.
15. The property `vpiRandType` returns the current randomization type for the variable, which can be one of `vpiRand`, `vpiRandC`, and `vpiNotRand`.
16. `vpilsRandomized` is a property to determine whether a random variable is currently active for randomization.
17. When the `vpiStructUnionMember` property is TRUE, it indicates that the variable is a member of a parent struct or union variable. See also the relations in “[Structures and Unions](#)” on page 902.
18. If a variable is an element of an array (the `vpiArrayMember` property is TRUE), the `vpiIndex` iterator shall return the indexing expressions that select that specific variable out of the array.
19. In the above diagram:

```

logic var == reg
var bit == reg bit
array var == reg array

```

`vpiVarBit` is #defined the same as `vpiRegBit` for backward compatibility. However, a `vpiVarBit` can be an element of a `vpiBitVar` (2-state) or a `vpiLogicVar` (4-state), whereas `vpiRegBit` could only be an element of a `vpiReg` (4-state).

SystemVerilog treats reg and logic variables as equivalent in all respects. To allow for backward compatibility, vpi_get_str(vpiType, <logic_var_handle>) may return either “vpiLogicVar” or “vpiReg”. Similarly, vpi_get_str(vpiType, <var_bit_handle>) may return either “vpiVarBit” or “vpiRegBit”, while vpi_get_str(vpiType, <array_var_handle>) may return either “vpiArrayVar” or “vpiRegArray”.

20. A bit var or logic var, without a packed dimension defined, is a scalar; and for those objects, the property vpiScalar shall return TRUE, and the property vpiVector shall return FALSE. A bit var or logic var, with one or more packed dimensions defined, is a vector, and the property vpiVector shall return TRUE (vpiScalar shall return FALSE). A packed struct var and a packed union var are vectors, and the property vpiVector shall return TRUE (vpiScalar shall return FALSE). A var bit is a scalar, and the property vpiScalar shall return TRUE (vpiVector shall return FALSE). The properties vpiScalar and vpiVector when queried on a handle to an enum var shall return the value of the respective property for an object for which the typespec is the same as the base typespec of the typespec of the enum var. For an integer var, time var, short int var, int var, long int var, and byte var, the property vpiVector shall return TRUE (vpiScalar shall return FALSE). For an array var, the vpiScalar and vpiVector properties shall return the values of the respective properties for an array element. The vpiScalar and vpiVector properties shall return FALSE for all other var objects.
21. vpiArrayType can be one of vpiStaticArray, vpiDynamicArray, vpiAssocArray, or vpiQueue.
22. vpiRandType can be one of vpiRand, vpiRandC, or vpiNotRand.
23. For more information on the vpiAutomatic lifetime property, refer to 26.6.20 of IEEE Std 1364.

24. vpiVisibility denotes the visibility (local, protected, or default) of a variable that is a class member. vpiVisibility shall return vpiPublicVis for a class member that is not local or protected or for a variable that is not a class member.
25. A nonstatic data member of a class var does not have a vpiFullName property. The static data member of a class, referenced either via a class var or a class defn, has the vpiFullName property. It shall return a full name string representing the hierarchical path of the static variable through “class defn”. For example:

```

module top;


    class Packet ;
        static integer Id ;
        ....
    endclass

    Packet p;
    c = p.Id;
    ....


```

The vpiFullName for p.Id is “top.Packet::Id”.

Variable Select (Supersedes 26.6.8 of IEEE Std 1364)



Variable Drivers and Loads (Supersedes 26.6.23 of IEEE Std 1364)




Details:

1. vpiDrivers/Loads for a structure, union, or class variable shall include the following:
 - Driver/Load for the whole variable

- Driver/Load for any bit-select or part-select of that variable
 - Driver/Load of any member nested inside that variable
2. vpiDrivers/Loads for any variable array should include driver/load for entire array/vector or any portion of an array/vector to which a handle can be obtained.

Typespec



Details:

1. If a typespec denotes a type that has a user-defined typedef, the vpiName property shall return the name of that type; otherwise, the vpiName property shall return NULL. Consequently, the vpiName property returns NULL for any SystemVerilog built-in type. If the typespec denotes a type with a typedef that creates an alias of another typedef, then the vpiTypedefAlias of the typespec shall return a non-null handle, which represents the handle to the aliased typedef. For example:

```
typedef enum bit [0:2] {red, yellow, blue} primary_colors;  
typedef primary_colors colors;
```

If “h1” is a handle to the typespec colors, its vpiType shall return vpiEnumTypespec, the vpiName property shall return “colors”, and vpiTypedefAlias shall return a handle “h2” to the typespec “primary_colors” of vpiType vpiEnumTypespec. The vpiName property for “h2” shall return “primary_colors”, and its vpiTypedefAlias shall return NULL.

2. vpiIndexTypespec relation is present only on associative arrays and returns the type that is used as the key into the associative array.
3. If the value of the property vpiType of a typespec is vpiStructTypespec or vpiUnionTypespec, then it is possible to iterate over vpiTypespecMember to obtain the structure of the user-defined type. For each typespec member, the typespec relation indicates the type of the member.
4. The property vpiName of a typespec member returns the name of the corresponding member, rather than the name (if any) of the associated typespec.

- The name of a typedef may be the empty string if the typespec denotes typedef field defined in line rather than via a `typedef` declaration. For example:

```
typedef struct {
    struct {
        int a;
    } B
} C;
```

The typespec representing the typedef C is a struct typespec; it has a single typespec member named B. The typespec relation for B returns another struct typespec that has no name and has a single typespec member named “a”. The typespec relation for “a” returns an int typespec.


- If a type is defined as an alias of another type, it inherits the `vpiType` of this other type. For example:

```
typedef time my_time;
my_time t;
```

The `vpiTypespec` of the variable named “t” shall return a handle h1 to the typespec “my_time” whose `vpiType` shall be a `vpiTimeTypespec`. The `vpiTypedefAlias` applied to handle h1 shall return a typespec handle h2 to the predefined type “time”.

- The `expr` associated with a typespec member shall represent the explicit default member value, if any, of the corresponding member of an unpacked structure data type (see “[Structures and Unions](#)” on page 90).


Structures and Unions




Details:

`vpi_get_value()/vpi_put_value()` cannot be used to access values of entire unpacked structures and unpacked unions.

Named Events (Supersedes 26.6.11 of IEEE Std 1364) Details:




The `vpiWaitingProcesses` iterator returns all waiting processes, static or dynamic, identified by their thread, for that named event.



Details:

`vpi_iterate(vpilIndex, named_event_handle)` shall return the set of indices for a named event within an array, starting with the index for the named event and working outward. If the named event is not part of an array, a NULL shall be returned.


Parameter (Supersedes 26.6.12 of IEEE Std 1364)



Details:

1. Obtaining the value from the object parameter shall return the final value of the parameter after all module instantiation overrides and defparams have been resolved.
2. vpiLhs from a param assign object shall return a handle to the overridden parameter.
3. If a parameter does not have an explicitly defined range or is a type parameter, vpiLeftRange and vpiRightRange shall return a NULL handle.

Class Definition




Details:

1. `vpi_get_value()` and `vpi_put_value()` are not allowed for nonstatic variable handles obtained from class defn handles.
2. The iterator to constraints returns only normal constraints and not inline constraints.

3. To get constraints inherited from base classes, it is necessary to traverse the extend relation to obtain the base class.
4. The vpiDerivedClasses iterator returns all the classes derived from the given class.
5. The relation to vpiExtends exists whenever one class is derived from another class (refer to “[Inheritance and Subclasses](#)” on page 188). The relation from extends to class defn provides the base class. The iterators from extends to param assign and arguments provide the parameters and arguments used in constructor chaining (refer to “[Chaining Constructors](#)” on page 193 and “[Parameterized Classes](#)” on page 202).
6. The vpilInterfaceDecl iteration returns the virtual interface declarations in the class definition.

Class Variables and Class Objects



Details:

1. The vpiWaitingProcesses iterator on a mailbox or semaphore shall return the threads waiting on the class object or object resource. A waiting process is a static or dynamic process represented by its suspended thread. A process may be waiting to retrieve a message from a mailbox or waiting for a semaphore resource key.
2. vpiMessages iteration shall return all the messages in a mailbox.
3. For a class var, vpiClassDefn returns the class defn with which the class var was declared in the SystemVerilog source text. If the class var has the value of NULL, the vpiClassObj relationship applied to the class var shall return a null handle. vpiClassDefn when applied to a class obj handle returns the class defn with which the class obj was created. The difference between the two usages of vpiClassDefn can be seen in the example below:

```
class Packet;  
  ...  
endclass : Packet  
class LinkedPacket extends Packet;  
  ...  
endclass : LinkedPacket  
LinkedPacket l = new;  
Packet p = l;
```

In this example, the vpiClassDefn of variable p is Packet, but the vpiClassDefn of the class obj associated with variable p is “LinkedPacket”.

4. vpiClassDefn shall return NULL for built-in classes.
5. The vpInterfaceDecl iteration returns the virtual interfaces of the class object.

6. vpi_get_value() when applied to a class var reference handle shall provide the value of the handle to the class object or 0 if the class var is null.
7. vpi_handle_by_name() shall accept a full name to a nonstatic data member, even though it does not have a vpiFullName property. For example:


```
module top;

    class Packet ;
        integer Id ;
        ....
    endclass

    Packet p;
    c = p.Id;
    ....
```

vpi_handle_by_name() accepts “top.p.Id”.


Module Path, Path Term (Supersedes 26.6.15 of IEEE Std 1364)



Details:

Specify blocks can occur in both modules and interfaces. For backwards compatibility, the vpiModule relation has been preserved; however, this relation shall return NULL for specify blocks in interfaces. For new code, it is recommended that the vpiInstance relation be used instead.

Task and Function Declaration (Supersedes 26.6.18 of IEEE Std 1364)




Details:

1. A Verilog HDL function shall contain an object with the same name, size, and type as the function. This object shall be used to capture the return value for this function.

2. For function where the return type is a user-defined type, `vpi_handle(vpiReturn, function_handle)` shall return the implicit variable handle representing the return of the function from which the user can get the details of that user-defined type.
3. `vpiReturn` shall always return a `var` object, even for simple returns.
4. `vpiVisibility` denotes the visibility (local, protected, or default) of a task or function that is a class member (a method). `vpiVisibility` shall return `vpiPublicVis` for a class member that is not local or protected or for a task or function that is not a class member.
5. `vpiFullName` of a task or function declared inside a package or class defn shall begin with the full name of the package or class defn followed by “`::`” and immediately followed with the name of the task or function.

Frames (Supersedes 26.6.20 of IEEE Std 1364)




Details:

1. Frames correspond to the set of automatic variables declared in a given task or function.
2. The following callbacks shall be supported on frames:
 - `cbStartOfFrame` triggers whenever any frame is executed.
 - `cbEndOfFrame` triggers when a particular frame is deleted after all storage is deleted.

3. It shall be illegal to place value change callbacks on automatic variables.
4. It shall be illegal to put a value with a delay on automatic variables.
5. There is at most only one active frame at any time in a given thread. To get a handle to the currently active frame, use `vpi_handle(vpiFrame, NULL)`. The frame to stmt transition shall return the currently active statement within the frame.
6. Frame handles must be freed using `vpi_free_object()` once the application no longer needs the handle. If the handle is not freed, it shall continue to exist, even after the frame has completed execution.
7. The frame object model is not backwards compatible with IEEE Std 1364.


Threads



Details:

1. A thread is a Verilog process such as an `always` block or a branch of a `fork` construct. As a thread works its way down a call chain of tasks and/or functions, a new frame is activated as each new task or function is entered.
2. The following callbacks shall be supported on threads:
 - `cbStartOfThread` triggers whenever any thread is created.
 - `cbEndOfThread` triggers when a particular thread is deleted after storage is deleted.
 - `cbEnterThread` triggers whenever a particular thread resumes execution.


Clocking Block




Details:

1. The methods `vpiInputSkew` and `vpiOutputSkew` and properties `vpiInputEdge` and `vpiOutputEdge` on the clocking block apply to the default constructs. The same methods and properties on the clocking io decl apply to the clocking io decl itself.
2. `vpiExpr` shall return the expression or ref obj referenced by the clocking io decl. Consider `input enable = top.mem1.enable`. Here, “enable” is represented by a clocking io decl, and the `vpiExpr` relation returns a handle to “`top.mem1.enable`.”

Assertion




Concurrent Assertions




Details:

Clocking event is always the actual clocking event on which the assertion is being evaluated, regardless of whether this is explicit or implicit (inferred).

Property Declaration




Property Specification



Details:

1. Variables are declarations of property variables. The value of these variables cannot be accessed.
2. Within the context of a property expr, vpiOpType can be any one of vpiNotOp, vpiOverlapImlyOp, vpiNonOverlapImlyOp, vpiCompAndOp, vpiCompOrOp, vpiIfOp or vpiIfElseOp. Operands to these operations shall be provided in the same order as show in the BNF.


Sequence Declaration




Details:

The `vpiArgument` iterator shall return the sequence instance arguments in the order that the formals for the sequence are declared so that the correspondence between each argument and its respective formal can be made. If a formal has a default value, that value shall appear as the argument should the instantiation not provide a value for that argument.

Multiclock Sequence Expression



Expressions (Supersedes 26.6.26 of IEEE Std 1364)



Details:

1. For an operator whose type is `vpiMultiConcatOp`, the first operand shall be the multiplier expression. The remaining operands shall be the expressions within the concatenation.
2. The property `vpiDecompile` shall return a string with a functionally equivalent expression to the original expression within the HDL. Parentheses shall be added only to preserve precedence. Each operand and operator shall be separated by a single space character. No additional white space shall be added due to parentheses.
3. The cast operation, for which `vpiOpType` returns `vpiCastOp`, is represented as a unary operation, with its sole argument being the expression being cast and the typespec of the cast expression being the type to which the argument is being cast.
4. The constant type `vpiUnboundedConst` represents the \$ value used in assertion ranges.
5. The one-to-one relation to typespec must always be available for `vpiCastOp` operations, for simple expressions, and for `vpiAssignmentPatternOp` and `vpiMultiAssignmentPatternOp` expressions when the curly braces of the assignment pattern are prefixed by a data type name to form an assignment pattern expression. For other expressions, it is implementation dependent whether there is any associated typespec.
6. For an operation of type `vpiAssignmentPatternOp`, the operand iteration shall return the expressions as if the assignment pattern were written with the positional notation. Nesting of assignment patterns shall be preserved.

Example 1:

```
struct {
    int A;
```

```

    struct {
        logic B;
        real C;
    } BC1, BC2;
}ABC = '{BC1: '{1'b1, 1.0}, int: 0, BC2: '{default:
0}}';

```

The assignment pattern that initializes the struct variable ABC uses member, type, and default keys. The vpiOperand traversal would represent this assignment pattern as follows:

```
'{0, '{1'b1, 1.0}, '{0, 0}}
```

or some other equivalent positional assignment pattern.

Example 2:

```
logic [2:0] varr [0:3] = '{3: 3'b1, default: 3'b0};
```

The assignment pattern that initializes the array variable varr uses index and default keys. The vpiOperand traversal would represent this assignment pattern as follows:

```
'{3'b0, 3'b0, 3'b0, 3'b1}
```

7. For an operator whose type is vpiMultiAssignmentPatternOp, the first operand shall be the multiplier expression. The remaining operands shall be the expressions within the assignment pattern.

Example:


```
bit unpackedbits [1:0];
initial unpackedbits = '{2 {y}} ; // same as '{y, y}
```

For the assignment pattern '{2{y}}', the vpiOpType property shall return vpiMultiAssignmentPatternOp, and the first operand shall be the constant 2. The next operand shall represent the expression y.

8. Expressions that are protected shall permit access to the vpiSize property.

Atomic Statement (Supersedes atomic stmt in IEEE Std

1364)




Details:

The `vpiName` property shall provide the statement label if one was given; otherwise, the name is NULL.

Event Statement (Supersedes event stmt in 26.6.27 of IEEE Std 1364)




Process (Supersedes process in 26.6.27 of IEEE Std 1364)



Details:

vpiAlwaysType can be one of *vpiAlways*, *vpiAlwaysComb*, *vpiAlwaysFF*, or *vpiAlwaysLatch*.

Assignment (Supersedes 26.6.28 of IEEE Std 1364)



Details:


vpiOpType shall return **vpiAssignmentOp** for normal assignments (both blocking '=' and nonblocking '<=') or the **vpiOpType** of the operators described in “[Assignment Operators](#)” on page 215.

For example, the assignment


```
a += 2;
```

shall return **vpiAddOp** for the **vpiOpType** property.


Waits (Supersedes wait in 26.6.32 of IEEE Std 1364)



If, if-else (Supersedes 26.6.35 of IEEE Std 1364)



Attribute (Supersedes 26.6.42 of IEEE Std 1364)



“SystemVerilog VPI Object Model”

936

“SystemVerilog VPI Object Model”

937

28

SystemVerilog Assertion API

This clause defines the assertion API in SystemVerilog.

SystemVerilog provides assertion capabilities to enable the following:

- A user's C code to react to assertion events
- Third-party assertion "waveform" dumping tools to be written
- Third-party assertion coverage tools to be written
- Third-party assertion debug tools to be written

Static Information

This subclause defines how to obtain assertion handles and other static assertion information.

Obtaining Assertion Handles

SystemVerilog extends the VPI navigation model to encompass assertions, properties, and sequences. It also enhances the instance iterator model with direct access to assertions, properties, and sequences.

The following steps highlight how to obtain the assertion handles for named assertions through direct access.

1. Iterate all assertions in the design: use a `NULL` reference handle (`ref`) to `vpi_iterate()`. For example:

```
itr = vpi_iterate(vpiAssertion, NULL);
while (assertion = vpi_scan(itr)) {
    /* process assertion */
}
```

2. Iterate all assertions in an instance: pass the appropriate instance handle as a reference handle to `vpi_iterate()`. For example:

```
itr = vpi_iterate(vpiAssertion, instanceHandle);
while (assertion = vpi_scan(itr)) {
    /* process assertion */
}
```

3. Obtain the assertion by name: extend `vpi_handle_by_name` to also search for assertion names in the appropriate scope(s). For example:

```
vpiHandle = vpi_handle_by_name(assertName, scope)
```

4. To obtain an assertion of a specific type, e.g., cover assertions, the following approach should be used:

```
vpiHandle assertion;
itr = vpi_iterate(vpiAssertion, NULL);
while (assertion = vpi_scan(itr)) {
    if (vpi_get(vpiType, assertion) == vpiCover) {
```

```
        /* process cover type assertion */  
    }  
}
```

Details:

- As with all VPI handles, assertion handles are handles to a specific instance of a specific assertion.
- Unnamed assertions cannot be found by name.

Obtaining Static Assertion Information

The following information about an assertion is considered to be static:

- Assertion name
- Instance in which the assertion occurs
- Module definition containing the assertion
- Assertion type
 - Sequence
 - Assert
 - Assume
 - Cover
 - Property
 - ImmediateAssert
- Assertion source information: the file, line, and column where the assertion is defined
- Assertion clocking block/expression

Dynamic Information

This subclause defines how to place assertion system and assertion callbacks.

Placing Assertion System Callbacks

To place an assertion system callback, use `vpi_register_cb()`, setting the `cb_rtn` element to the function to be invoked and the `reason` element of the `s_cb_data` structure to one of the following values:

- `cbAssertionSysInitialized`. This callback occurs after the system has initialized. No assertion-specific actions can be performed until this callback completes. The assertion system can initialize before `cbStartOfSimulation` does or afterwards.
- `cbAssertionSysOn`. The assertion system has become active and starts processing assertion attempts. This always occur after `cbAssertionSysInitialized`. By default, the assertion system is “started” on simulation startup, but the user can delay this by using assertion system control actions.
- `cbAssertionSysOff`. The assertion system has been temporarily suspended. While stopped, no new assertion attempts are processed and no new assertion-related callbacks occur. Assertions already executing are not affected. The assertion system can be stopped and resumed an arbitrary number of times during a single simulation run.

- cbAssertionSysKill. The assertion system has been temporarily suspended. While suspended, no assertion attempts are processed, and no assertion-related callbacks occur. The assertion system can be suspended and resumed an arbitrary number of times during a single simulation run.
- cbAssertionSysEnd. This callback occurs when all assertions have completed and no new attempts shall start. Once this callback occurs, no more assertion-related callbacks shall occur, and assertion-related actions shall have no further effect. This typically occurs after the end of simulation.
- cbAssertionSysReset. This callback occurs when the assertion system is reset, e.g., due to a system control action.

The callback routine invoked follows the normal VPI callback prototype and is passed an `s_cb_data` containing the callback reason and any user data provided to the `vpi_register_cb()` call.

Placing Assertions Callbacks

To place an assertion callback, use `vpi_register_assertion_cb()`. The prototype is as follows:

```
/* typedef for vpi_register_assertion_cb callback function */
typedef PLI_INT32 (vpi_assertion_callback_func) (
    PLI_INT32 reason, /* callback reason */
    p_vpi_time cb_time, /* callback time */
    vpiHandle assertion, /* handle to assertion */
    p_vpi_attempt_info info, /* attempt related information */
    PLI_BYT8 *user_data /*user data entered upon registration */
);

vpiHandle vpi_register_assertion_cb(
    vpiHandle assertion, /* handle to assertion */
```

```

    PLI_INT32 reason, /* reason for which callbacks needed */
    vpi_assertion_callback_func *cb_rtn,
    PLI_BYTE8 *user_data/* user data to be supplied to cb */
);

typedef struct t_vpi_assertion_step_info {
    PLI_INT32 matched_expression_count;
    vpiHandle *matched_expressions; /* array of expressions */
    PLI_INT32 stateFrom, stateTo; /* identify transition */
} s_vpi_assertion_step_info, *p_vpi_assertion_step_info;

typedef struct t_vpi_attempt_info {
    union {
        vpiHandle failExpr;
        p_vpi_assertion_step_info step;
    } detail;
    s_vpi_time attemptStartTime; /* Time attempt triggered */
}
s_vpi_attempt_info, *p_vpi_attempt_info;

```

where *reason* is any of the following.

- cbAssertionStart. An assertion attempt has started. For most assertions, one attempt starts each and every clock tick.
- cbAssertionSuccess. An assertion attempt reaches a success state.
- cbAssertionFailure. An assertion attempt fails to reach a success state.
- cbAssertionStepSuccess. Progress one step an attempt. By default, step callbacks are not enabled on any assertions; they are enabled on a per-assertion/per-attempt basis (see “[Assertion Control](#)” on page 959), rather than on a per-assertion basis.

- cbAssertionStepFailure. Fail to progress by one step along an attempt. By default, step callbacks are not enabled on any assertions; they are enabled on a per-assertion/per-attempt basis (see “[Assertion Control](#)” on page 959), rather than on a per-assertion basis.
- cbAssertionDisable. The assertion is disabled (e.g., as a result of a control action).
- cbAssertionEnable. The assertion is enabled.
- cbAssertionReset. The assertion is reset.
- cbAssertionKill. An attempt is killed (e.g., as a result of a control action).

These callbacks are specific to a given assertion; placing such a callback on one assertion does not cause the callback to trigger on an event occurring on a different assertion. If the callback is successfully placed, a handle to the callback is returned. This handle can be used to remove the callback via `vpi_remove_cb()`. If there were errors on placing the callback, a `NULL` handle is returned. As with all other calls, invoking this function with invalid arguments has unpredictable effects.

Once the callback is placed, the user-supplied function shall be called each time the specified event occurs on the given assertion. The callback shall continue to be called whenever the event occurs until the callback is removed.

The callback function shall be supplied the following arguments:

- The reason for the callback
- A pointer to the time of the callback
- The handle for the assertion

- A pointer to an attempt information structure
- A reference to the user data supplied when the callback was registered

The `t_vpi_attempt_info` attempt information structure contains details relevant to the specific event that occurred.

- On disable, enable, reset, and kill callbacks, the returned `p_vpi_attempt_info` info pointer is `NULL`, and no attempt information is available.
- On start and success callbacks, only the `attemptStartTime` field is valid.
- On a `cbAssertionFailure` callback, the `attemptStartTime` and `detail.failExpr` fields are valid.
- On a step callback, the `attemptStartTime` and `detail.step` fields are valid.

On a step callback, the `detail` describes the set of expressions matched in satisfying a step along the assertion, along with the corresponding source references. In addition, the `step` also identifies the source and destination “states” needed to uniquely identify the path being taken through the assertion. *State ids* are just integers, with `0` identifying the origin state, `1` identifying an accepting state, and any other number representing some intermediate point in the assertion. It is possible for the number of expressions in a step to be `0`, which represents an unconditional transition. In the case of a failing transition, the information provided is just as that for a successful one, but the last expression in the array represents the expression where the transition failed.

Details:

1. In a failing transition, there shall always be at least one element in the expression array.
2. Placing a step callback results in the same callback function being invoked for both success and failure steps.
3. The content of the `cb_time` field depends on the reason identified by the `reason` field, as follows:
 - `cbAssertionStart`: `cb_time` is the time when the assertion attempt has been started.
 - `cbAssertionStepSuccess`, `cbAssertionStepFailure`: `cb_time` is the time when the assertion attempt step succeeded or failed.
 - `cbAssertionDisable`, `cbAssertionEnable`, `cbAssertionReset`, `cbAssertionKill`:
`cb_time` is the time when the assertion attempt was disabled, enabled, reset, or killed.
4. In contrast to `cb_time`, the content of `attemptStartTime` is always the start time of the actual attempt of an assertion. It can be used as a unique identifier that distinguishes the attempts of any given assertion.

Control Functions

This subclause defines how to obtain assertion system control and assertion control information.

Assertion System Control

To control the assertion system, use `vpi_control()` with one of the following constants and a second handle argument that is either a `vpiHandle` for a scope or a `vpiCollection` of handles for a list of scopes. A `NULL` handle signifies that the control applies to all assertions regardless of scope.

- Usage example: `vpi_control(vpiAssertionSysReset, handle)`
`vpiAssertionSysReset` discards all attempts in progress for all assertions and restores the entire assertion system to its initial state. Any pre-existing `vpiAssertionStepSuccess` and `vpiAssertionStepFailure` callbacks shall be removed; all other assertion callbacks shall remain.
- Usage example: `vpi_control(vpiAssertionSysOff, handle)`
 - `vpiAssertionSysOff` disables any further assertions from being started. Assertions already executing are not affected. This control has no effect on pre-existing assertion callbacks.
 - `vpiAssertionSysKill` considers all attempts in progress as unterminated and disables any further assertions from being started. This control has no effect on pre-existing assertion callbacks.
- Usage example: `vpi_control(vpiAssertionSysOn, handle)`
`vpiAssertionSysOn` restarts the assertion system after it was stopped or suspended (e.g., due to `vpiAssertionSysOff` or `vpiAssertionSysKill`). Once started, attempts shall resume on all assertions. This control has no effect on prior assertion callbacks.

- Usage example: `vpi_control(vpiAssertionSysEnd, handle)`
`vpiAssertionSysEnd` discards all attempts in progress and disables any further assertions from starting. All assertion callbacks currently installed shall be removed. Once this control is issued, no further assertion-related actions shall be permitted.

Assertion Control

To obtain assertion control information, use `vpi_control()` with one of the operators in this subclause.

For the following operators, the second argument shall be a valid assertion handle:

- Usage example: `vpi_control(vpiAssertionReset, assertionHandle)`
`vpiAssertionReset` discards all current attempts in progress for this assertion and resets this assertion to its initial state.
- Usage example: `vpi_control(vpiAssertionDisable, assertionHandle)`
`vpiAssertionDisable` disables the starting of any new attempts for this assertion. This has no effect on any existing attempts or if the assertion is already disabled. By default, all assertions are enabled.
- Usage example: `vpi_control(vpiAssertionEnable, assertionHandle)`
`vpiAssertionEnable` enables starting new attempts for this assertion. This has no effect on any existing attempts or if the assertion is already enabled.

For the following operators, the second argument shall be a valid assertion handle, and the third argument shall be an attempt start time (as a pointer to a correctly initialized `s_vpi_time` structure):

- Usage example: `vpi_control(vpiAssertionKill, assertionHandle, attemptStartTime)`
`vpiAssertionKill` discards the given attempts, but leaves the assertion enabled and does not reset any state used by this assertion (e.g., `past()` sampling).
- Usage example:
`vpi_control(vpiAssertionDisableStep, assertionHandle, attemptStartTime)`

For the following operator, the second argument shall be a valid assertion handle, the third argument shall be an attempt start time (as a pointer to a correctly initialized `s_vpi_time` structure), and the fourth argument shall be a step control constant:

- Usage example: `vpi_control(vpiAssertionEnableStep, assertionHandle, attemptStartTime, vpiAssertionClockSteps)`
 - The fine-grained step control constant
`vpiAssertionClockSteps` indicates callbacks on a per-assertion/clock-tick basis. The assertion clock is the event expression supplied as the clocking expression to the assertion declaration. This step callback shall occur at every clocking event, when stepping is enabled, as the assertion “advances” in evaluation.

The following example illustrates the SV assertion API capabilities. This example has four files — `svapi_top.sv`, `svapi_expect.sv`, `svapi_pli.c`, `svapi_pli.tab` and one script file `svapi.csh`. The `svapi_top.sv` file contains input

values for the `program` block. The `svapi_expect.sv` file contains the definition of the `program` block. It takes input from the top level and produces the output.

The `svapi_pli.c` file contains all the methods defined in it whereas the tab file specifies mapping of C code with that of SystemVerilog. The script file has all the switches and commands defined in it for you to run the example and then simulation

This example has some `assert` conditions defined in it. Based on the condition being 'True' or 'False', you will know if the assertion is successful or failed.

Example:

```
***** svapi_top.sv

module m;
    logic x,y,clk;
    initial
    begin
        $Asserts();
        x=0;
        y=0;
        clk=0;
        #23 x=1;
        #17 y=1;
        #110 $finish;
    end
    always
        #5 clk=~clk;

    p p1(x, y, clk);
endmodule

*** svapi_expect.sv

program p (input a, input b, input clk);
    bit c;
```

```

initial
begin

    a1: expect (@(posedge clk) ##1 a && b [*5])
        begin
            c=1;
            $display("success at %0t in %m\n", $time);
        end
        else
        begin
            c=0;
            $display("failure at %0t in %m\n", $time);
        end

    b2: expect (@(posedge clk) ##[1:9] a && b)
        begin
            c=1;
            $display("success at %0t in %m\n", $time);
        end
        else
        begin
            c=0;
            $display("failure at %0t in %m\n", $time);
        end

    c3: expect (@(posedge clk) ##1 a && b)
        begin
            c=1;
            $display("success at %0t in %m\n", $time);
        end
        else
        begin
            c=0;
            $display("failure at %0t in %m\n", $time);
        end

end
endprogram

*** svapi_pli.c

```

```

#include <stdio.h>
#include <stdlib.h>
#include <vpi_user.h>
#include <sv_vpi_user.h>
#include <vcs_vpi_user.h>
#include <vcsuser.h>

void Asserts()
{
    vpiHandle a, b;

    io_printf("Assertions Start\n");
    a = vpi_iterate(vpiAssertion, NULL);
    while (b = vpi_scan(a)) {
        vpi_printf("Assertion %s", vpi_get_str(vpiName, b));
        vpi_printf(" type=%d\n", vpi_get(vpiAssertionType
, b));
    }
}

** svapi_pli.tab
$Asserts call=Asserts acc=r,cbk:*

** svapi.csh
!/bin/csh -f

vcs -sverilog +vpi svapi_expect.sv svapi_top.sv -assert
vpiSeqBeginTime -assert vpiSeqFail -P svapi_pli.tab
svapi_pli.c
simv

```


A

Formal Syntax

The formal syntax of SystemVerilog is described using Backus-Naur Form (BNF). The syntax of SystemVerilog HDL source is derived from the starting symbol `source_text`. The syntax of a library map file is derived from the starting symbol `library_text`. The conventions used are as follows:

- Keywords and punctuation are in **bold-red** text.
- Syntactic categories are named in nonbold text.
- A vertical bar (|) separates alternatives.
- Square brackets ([]) enclose optional items.
- Braces ({ }) enclose items that can be repeated zero or more times.

The full syntax and semantics of Verilog and SystemVerilog are not described solely using BNF. The normative text description contained within the chapters of IEEE Std 1364 and this standard provide additional details on the syntax and semantics described in this BNF.

Source Text

Library Source Text

```
library_text ::= { library_description }
library_description ::= 
    library_declaration
|   include_statement
|   config_declaration
|
|   ;
library_declaration ::= 
    library library_identifier file_path_spec { , file_path_spec }
        [ -includir file_path_spec { , file_path_spec } ] ;
include_statement ::= include file_path_spec ;
```

SystemVerilog Source Text

```
source_text ::= [ timeunits_declaration ] { description }
description ::= 
    module_declaration
|   udp_declaration
|   interface_declaration
|   program_declaration
|   package_declaration
|   { attribute_instance } package_item
|   { attribute_instance } bind_directive
|   config_declaration
module_nonansi_header ::= 
    { attribute_instance } module_keyword [ lifetime ] module_identifier [
parameter_port_list ]
```

```

list_of_ports ;

module_ansi_header ::= { attribute_instance } module_keyword [ lifetime ] module_identifier [
parameter_port_list ]
[ list_of_port_declarations ] ;

module_declaration ::= module_nonansi_header [ timeunits_declaration ] { module_item }
endmodule [ : module_identifier ]
|
module_ansi_header [ timeunits_declaration ] { non_port_module_item }
endmodule [ : module_identifier ]
|
{ attribute_instance } module_keyword [ lifetime ] module_identifier (.* );
[ timeunits_declaration ] { module_item } endmodule [ : module_identifier ]
extern module_nonansi_header
|
extern module_ansi_header

module_keyword ::= module | macromodule

interface_nonansi_header ::= { attribute_instance } interface [ lifetime ] interface_identifier
[ parameter_port_list ] list_of_ports ;

interface_ansi_header ::= { attribute_instance } interface [ lifetime ] interface_identifier
[ parameter_port_list ] [ list_of_port_declarations ] ;

interface_declaration ::= interface_nonansi_header [ timeunits_declaration ] { interface_item }
endinterface [ : interface_identifier ]
interface_ansi_header [ timeunits_declaration ] { non_port_interface_item }
endinterface [ : interface_identifier ]
|
{ attribute_instance } interface interface_identifier (.* );
[ timeunits_declaration ] { interface_item }
endinterface [ : interface_identifier ]
|
extern interface_nonansi_header
|
extern interface_ansi_header

program_nonansi_header ::= { attribute_instance } program [ lifetime ] program_identifier
[ parameter_port_list ] list_of_ports ;

program_ansi_header ::= { attribute_instance } program [ lifetime ] program_identifier
[ parameter_port_list ] [ list_of_port_declarations ] ;

program_declaration ::= program_nonansi_header [ timeunits_declaration ] { program_item }
endprogram [ : program_identifier ]
|
program_ansi_header [ timeunits_declaration ] { non_port_program_item }
endprogram [ : program_identifier ]
|
{ attribute_instance } program program_identifier (.* );
[ timeunits_declaration ] { program_item }

```

```

endprogram [ : program_identifier ]
|
| extern program_nonansi_header
| extern program_ansi_header
class_declaration ::= 
    [ virtual ] class [ lifetime ] class_identifier [ parameter_port_list ]
        [ extends class_type [ ( list_of_arguments ) ] ];
        { class_item }
    endclass [ : class_identifier]
package_declaration ::= 
    { attribute_instance } package package_identifier ;
        [ timeunits_declaration ] { { attribute_instance }
    package_item }
    endpackage [ : package_identifier ]
timeunits_declaration ::= 
    timeunit time_literal ;
|
| timeprecision time_literal ;
|
| timeunit time_literal ;
|
| timeprecision time_literal ;
|
| timeprecision time_literal ;
|
| timeunit time_literal ;

```

Module Parameters and Ports

```

parameter_port_list ::= 
    #( list_of_param_assignments { , parameter_port_declaration } )
|
| #( parameter_port_declaration { , parameter_port_declaration } )
|
| #()
parameter_port_declaration ::= 
    parameter_declaration
|
| data_type list_of_param_assignments
|
| type list_of_type_assignments
list_of_ports ::= ( port { , port } )
list_of_port_declarations ::= 
    ( [ { attribute_instance} ansi_port_declaration { , { attribute_instance}
ansi_port_declaration } ] )
port_declaration ::= 
    { attribute_instance } inout_declaration
|
| { attribute_instance } input_declaration
|
| { attribute_instance } output_declaration
|
| { attribute_instance } ref_declaration
|
| { attribute_instance } interface_port_declaration
port ::= 

```

```

[ port_expression ]
| . port_identifier ( [ port_expression ] )
port_expression ::= port_reference
| { port_reference { , port_reference } }
port_reference ::= port_identifier constant_select
port_direction ::= input | output | inout | ref
net_port_header ::= [ port_direction ] net_port_type
variable_port_header ::= [ port_direction ] variable_port_type
interface_port_header ::= interface_identifier [ . modport_identifier ]
| interface [ . modport_identifier ]
ansi_port_declaration ::= [ net_port_header | interface_port_header ] port_identifier { unpacked_dimension }
}
| [ variable_port_header ] port_identifier { variable_dimension } [= constant_expression ]
| [ net_port_header | variable_port_header ] . port_identifier ( [ expression ] )

```

Module Items

```

module_common_item ::= module_or_generate_item_declarator
| interface_instantiation
| program_instantiation
| concurrent_assertion_item
| bind_directive
| continuous_assign
| net_alias
| initial_construct
| final_construct
| always_construct
| loop_generate_construct
| conditional_generate_construct
module_item ::= port_declaration ;
| non_port_module_item
module_or_generate_item ::= { attribute_instance } parameter_override
| { attribute_instance } gate_instantiation
| { attribute_instance } udp_instantiation

```

```

|           { attribute_instance } module_instantiation
|           { attribute_instance } module_common_item
module_or_generate_item_declaration ::= 
    package_or_generate_item_declaration
|   genvar_declaration
|   clocking_declaration
|   default clocking clocking_identifier ;
non_port_module_item ::= 
    generate_region
|   module_or_generate_item
|   specify_block
|   { attribute_instance } specparam_declaration
|   program_declaration
|   module_declaration
|   interface_declaration
|   timeunits_declaration
parameter_override ::= defparam list_of_defparam_assignments ;
bind_directive ::= 
    bind bind_target_scope [ : bind_target_instance_list] bind_instantiation ;
|   bind bind_target_instance bind_instantiation ;
bind_target_scope ::= 
    module_identifier
|   interface_identifier
bind_target_instance ::= 
    hierarchical_identifier constant_bit_select
bind_target_instance_list ::= 
    bind_target_instance { , bind_target_instance }
bind_instantiation ::= 
    program_instantiation
|   module_instantiation
|   interface_instantiation

```

Configuration Source Text

```

config_declaration ::= 
    config config_identifier ;
        design_statement
        { config_rule_statement }
    endconfig [ : config_identifier ]
design_statement ::= design { [ library_identifier . ] cell_identifier } ;
config_rule_statement ::= 
    default_clause liblist_clause ;

```

```

|           inst_clause liblist_clause ;
|           inst_clause use_clause ;
|           cell_clause liblist_clause ;
|           cell_clause use_clause ;
default_clause ::= default
inst_clause ::= instance inst_name
inst_name ::= topmodule_identifier { . instance_identifier }
cell_clause ::= cell [ library_identifier . ] cell_identifier
liblist_clause ::= liblist {library_identifier}
use_clause ::= use [ library_identifier . ] cell_identifier [ : config ]

```

Interface Items

```

interface_or_generate_item ::= 
    { attribute_instance } module_common_item
|           { attribute_instance } modport_declaration
|           { attribute_instance } extern_tf_declaration
extern_tf_declaration ::= 
    extern method_prototype ;
|           extern forkjoin task_prototype ;
interface_item ::= 
    port_declaration ;
|           non_port_interface_item
non_port_interface_item ::= 
    generate_region
|           interface_or_generate_item
|           program_declaration
|           interface_declaration
|           timeunits_declaration

```

Program Items

```

program_item ::= 
    port_declaration ;
|           non_port_program_item
non_port_program_item ::= 
    { attribute_instance } continuous_assign
|           { attribute_instance } module_or_generate_item_declaration
|           { attribute_instance } initial_construct
|           { attribute_instance } final_construct

```

```

| { attribute_instance } concurrent_assertion_item
| { attribute_instance } timeunits_declaration
| program_generate_item
program_generate_item ::= loop_generate_construct
| conditional_generate_construct
| generate_region

```

Class Items

```

class_item ::= { attribute_instance } class_property
| { attribute_instance } class_method
| { attribute_instance } class_constraint
| { attribute_instance } class_declaration
| { attribute_instance } timeunits_declaration
| { attribute_instance } covergroup_declaration
|
; class_property ::= { property_qualifier } data_declaration
| const { class_itemQualifier } data_type const_identifier [ =constant_expression ];
class_method ::= { method_qualifier } task_declaration
| { method_qualifier } function_declaration
| extern { method_qualifier } method_prototype ;
| { method_qualifier } class_constructor_declaration
| extern { method_qualifier } class_constructor_prototype
class_constructor_prototype ::= function new ( [ tf_port_list ] );
class_constraint ::= constraint_prototype
| constraint_declaration
class_itemQualifier ::= static
| protected
| local
property_qualifier ::= random_qualifier
| class_itemQualifier
random_qualifier ::= rand
| randc

```

```

method_qualifier ::= 
    virtual
|       class_item_qualifier
method_prototype ::= 
    task_prototype
|       function_prototype
class_constructor_declaration ::= 
    function [ class_scope ] new [ ( [ tf_port_list ] ) ] ;
        { block_item_declarator }
        [ super . new [ ( list_of_arguments ) ] ; ]
        { function_statement_or_null }

endfunction [ : new ]

```

Constraints

```

constraint_declarator ::= [ static ] constraint constraint_identifier constraint_block
constraint_block ::= { { constraint_block_item } }
constraint_block_item ::= 
    solve identifier_list before identifier_list ;
|       constraint_expression
constraint_expression ::= 
    expression_or_dist ;
|       expression -> constraint_set
|       if ( expression ) constraint_set [ else constraint_set ]
|       foreach ( array_identifier [ loop_variables ] ) constraint_set
constraint_set ::= 
    constraint_expression
|       { { constraint_expression } }
dist_list ::= dist_item { , dist_item }
dist_item ::= value_range [ dist_weight ]
dist_weight ::= 
    := expression
|       :/ expression
constraint_prototype ::= [ static ] constraint constraint_identifier ;
extern_constraint_declarator ::= 
    [ static ] constraint class_scope constraint_identifier constraint_block
identifier_list ::= identifier { , identifier }

```

Package Items

```
package_item ::=  
    package_or_generate_item_declaration  
| anonymous_program  
| timeunits_declaration  
package_or_generate_item_declaration ::=  
    net_declaration  
| data_declaration  
| task_declaration  
| function_declaration  
| dpi_import_export  
| extern_constraint_declaration  
| class_declaration  
| class_constructor_declaration  
| parameter_declaration ;  
| local_parameter_declaration  
| covergroup_declaration  
| overload_declaration  
| concurrent_assertion_item_declaration  
| ;  
anonymous_program ::= program ; { anonymous_program_item } endprogram  
anonymous_program_item ::=  
    task_declaration  
| function_declaration  
| class_declaration  
| covergroup_declaration  
| class_constructor_declaration  
| ;
```

Declarations

Declaration Types

Module Parameter Declarations

local_parameter_declaration ::=

```

localparam data_type_or_implicit list_of_param_assignments ;
|
localparam type list_of_type_assignments ;
parameter_declaration ::= 
    parameter data_type_or_implicit list_of_param_assignments
|
    parameter type list_of_type_assignments
specparam_declaration ::= 
    specparam [ packed_dimension ] list_of_specparam_assignments ;

```

Port Declarations

```

inout_declaration ::= 
    inout net_port_type list_of_port_identifiers
input_declaration ::= 
    input net_port_type list_of_port_identifiers
|
    input variable_port_type list_of_variable_identifiers
output_declaration ::= 
    output net_port_type list_of_port_identifiers
|
    output variable_port_type list_of_variable_port_identifiers
interface_port_declaration ::= 
    interface_identifier list_of_interface_identifiers
|
    interface_identifier . modport_identifier list_of_interface_identifiers
ref_declaration ::= ref variable_port_type list_of_port_identifiers

```

Type Declarations

```

data_declaration ::= 
    [ const ] [ var ] [ lifetime ] data_type_or_implicit
list_of_variable_decl_assignments ;
|
type_declaration
|
package_import_declaration
|
virtual_interface_declaration
package_import_declaration ::= 
    import package_import_item { , package_import_item } ;
package_import_item ::= 
    package_identifier :: identifier
|
    package_identifier :: *
genvar_declaration ::= genvar list_of_genvar_identifiers ;
net_declaration ::= 
    net_type [ drive_strength | charge_strength ] [ vectored | scalared ]
        data_type_or_implicit [ delay3 ]
list_of_net_decl_assignments ;

```

```

type_declaration ::=

    typedef data_type type_identifier { variable_dimension } ;
|       typedef interface_instance_identifier . type_identifier type_identifier ;
|       typedef [ enum | struct | union | class ] type_identifier ;
lifetime ::= static | automatic

```

Declaration Data Types

Net and Variable Types

```

casting_type ::= simple_type | constant_primary | signing

data_type ::=

    integer_vector_type [ signing ] { packed_dimension }
|       integer_atom_type [ signing ]
|       non_integer_type
|       struct_union [ packed [ signing ] ] { struct_union_member { struct_union_member
} }

    { packed_dimension }
|       enum [ enum_base_type ] { enum_name_declaration { , enum_name_declaration
} }
|       string
|       chandle
|       virtual [ interface ] interface_identifier
|       [ class_scope | package_scope ] type_identifier { packed_dimension }
|       class_type
|       event
|       ps_covergroup_identifier
|       type_reference

data_type_or_implicit ::=

    data_type
|       [ signing ] { packed_dimension }

enum_base_type ::=

    integer_atom_type [ signing ]
|       integer_vector_type [ signing ] [ packed_dimension ]
|       type_identifier [ packed_dimension ]

enum_name_declaration ::=

    enum_identifier [ [ integral_number [ : integral_number ] ] ] [= constant_expression ]

class_scope ::= class_type ::

class_type ::=

    ps_class_identifier [ parameter_value_assignment ]

```

```

{ :: class_identifier [ parameter_value_assignment ] }

integer_type ::= integer_vector_type | integer_atom_type
integer_atom_type ::= byte | shortint | int | longint | integer | time
integer_vector_type ::= bit | logic | reg
non_integer_type ::= shortreal | real | realtime
net_type ::= supply0 | supply1 | tri | triand | trior | trireg | tri0 | tri1 | uwire | wire | wand | wor
net_port_type ::=

[ net_type ] data_type_or_implicit
variable_port_type ::= var_data_type
var_data_type ::= data_type | var data_type_or_implicit
signing ::= signed | unsigned
simple_type ::= integer_type | non_integer_type | ps_type_identifier | ps_parameter_identifier
struct_union_member ::=

{ attribute_instance } [random_qualifier]
data_type_or_void list_of_variable_decl_assignments ;
data_type_or_void ::= data_type | void
struct_union ::= struct | union [ tagged ]
type_reference ::=

type( expression )
|
type( data_type )

```

Strengths

```

drive_strength ::=

( strength0 , strength1 )
| ( strength1 , strength0 )
| ( strength0 , highz1 )
| ( strength1 , highz0 )
| ( highz0 , strength1 )
| ( highz1 , strength0 )
strength0 ::= supply0 | strong0 | pull0 | weak0
strength1 ::= supply1 | strong1 | pull1 | weak1
charge_strength ::= ( small ) | ( medium ) | ( large )

```

Delays

```

delay3 ::= # delay_value | #( mintypmax_expression [ , mintypmax_expression [ , mintypmax_expression
] ] )
delay2 ::= # delay_value | #( mintypmax_expression [ , mintypmax_expression ] )
delay_value ::=

unsigned_number
|
real_number

```

```

|           ps_identifier
|           time_literal

```

Declaration Lists

```

list_of_defparam_assignments ::= defparam_assignment { , defparam_assignment }
list_of_genvar_identifiers ::= genvar_identifier { , genvar_identifier }
list_of_interface_identifiers ::= interface_identifier { unpacked_dimension }
                                { , interface_identifier { unpacked_dimension } }
list_of_net_decl_assignments ::= net_decl_assignment { , net_decl_assignment }
list_of_param_assignments ::= param_assignment { , param_assignment }
list_of_port_identifiers ::= port_identifier { unpacked_dimension }
                            { , port_identifier { unpacked_dimension } }
list_of_udp_port_identifiers ::= port_identifier { , port_identifier }
list_of_specparam_assignments ::= specparam_assignment { , specparam_assignment }
list_of_tf_variable_identifiers ::= port_identifier { variable_dimension } [= expression ]
                                    { , port_identifier { variable_dimension } [= expression ] }
list_of_type_assignments ::= type_assignment { , type_assignment }
list_of_variable_decl_assignments ::= variable_decl_assignment { , variable_decl_assignment }
list_of_variable_identifiers ::= variable_identifier { variable_dimension }
                                { , variable_identifier { variable_dimension } }
list_of_variable_port_identifiers ::= port_identifier { variable_dimension } [= constant_expression ]
                                    { , port_identifier { variable_dimension } [= constant_expression ] }
list_of_virtual_interface_decl ::= variable_identifier [= interface_instance_identifier ]
                                { , variable_identifier [= interface_instance_identifier }
] }
```

Declaration Assignments

```

defparam_assignment ::= hierarchical_parameter_identifier = constant_mintypmax_expression
net_decl_assignment ::= net_identifier { unpacked_dimension } [= expression ]
param_assignment ::= parameter_identifier { unpacked_dimension } = constant_param_expression
specparam_assignment ::= specparam_identifier = constant_mintypmax_expression
|           pulse_control_specparam
type_assignment ::= type_identifier = data_type

```

```

pulse_control_specparam ::=

    PATHPULSE$ = ( reject_limit_value [ , error_limit_value ] )

| PATHPULSE$specify_input_terminal_descriptor$specify_output_terminal_descriptor
    = ( reject_limit_value [ , error_limit_value ] )

error_limit_value ::= limit_value
reject_limit_value ::= limit_value
limit_value ::= constant_mintypmax_expression
variable_decl_assignment ::=

    variable_identifier { variable_dimension } [ = expression ]
| dynamic_array_variable_identifier [ ] [ = dynamic_array_new ]
| class_variable_identifier [ = class_new ]
| covergroup_variable_identifier [ = new [ ( list_of_arguments ) ] ]
class_new ::= new [ ( list_of_arguments ) | expression ]
dynamic_array_new ::= new [ expression ] [ ( expression ) ]

```

Declaration Ranges

```

unpacked_dimension ::= [ constant_range ]
| [ constant_expression ]

packed_dimension ::=

    [ constant_range ]
| unsized_dimension

associative_dimension ::=

    [ data_type ]
| [ * ]

variable_dimension ::=

    unsized_dimension
| unpacked_dimension
| associative_dimension
| queue_dimension

queue_dimension ::= [ $ [ : constant_expression ] ]

unsized_dimension ::= [ ]

```

Function Declarations

```

function_data_type ::= data_type | void
function_data_type_or_implicit ::=

    function_data_type
| [ signing ] { packed_dimension }

```

```

function_declaration ::= function [ lifetime ] function_body_declaration
function_body_declaration ::=
    function_data_type_or_implicit
        [ interface_identifier . | class_scope ]
function_identifier ;
    { tf_item_declarator }
    { function_statement_or_null }
    endfunction [ : function_identifier ]
|
    function_data_type_or_implicit
        [ interface_identifier . | class_scope ]
function_identifier ( [ tf_port_list ] );
    { block_item_declarator }
    { function_statement_or_null }
    endfunction [ : function_identifier ]
function_prototype ::= function function_data_type function_identifier ( [ tf_port_list ] )
dpi_import_export ::= import dpi_spec_string [ dpi_function_import_property ] [ c_identifier = ]
dpi_function_proto ;
| import dpi_spec_string [ dpi_task_import_property ] [ c_identifier = ]
dpi_task_proto ;
| export dpi_spec_string [ c_identifier = ] function function_identifier ;
| export dpi_spec_string [ c_identifier = ] task task_identifier ;
dpi_spec_string ::= "DPI-C" | "DPI"
dpi_function_import_property ::= context | pure
dpi_task_import_property ::= context
dpi_function_proto ::= function_prototype
dpi_task_proto ::= task_prototype

```

Task Declarations

```

task_declaration ::= task [ lifetime ] task_body_declaration
task_body_declaration ::=
    [ interface_identifier . | class_scope ] task_identifier ;
    { tf_item_declarator }
    { statement_or_null }
    endtask [ : task_identifier ]
|
    [ interface_identifier . | class_scope ] task_identifier ( [ tf_port_list ] );
    { block_item_declarator }
    { statement_or_null }
    endtask [ : task_identifier ]
tf_item_declaration ::=
    block_item_declarator

```

```

|           tf_port_declaration
tf_port_list ::=      tf_port_item { , tf_port_item }
tf_port_item ::=      { attribute_instance }
                      [ tf_port_direction ] [ var ] data_type_or_implicit
                      [ port_identifier { variable_dimension } [ = expression
] ]
tf_port_direction ::= port_direction | const ref
tf_port_declaration ::=      { attribute_instance } tf_port_direction [ var ] data_type_or_implicit
list_of_tf_variable_identifiers ;
task_prototype ::= task task_identifier ( [ tf_port_list ] )

```

Block Item Declarations

```

block_item_declarator ::=      { attribute_instance } data_declarator
|           { attribute_instance } local_parameter_declarator
|           { attribute_instance } parameter_declarator ;
|           { attribute_instance } overload_declarator
overload_declarator ::=      bind overload_operator function data_type function_identifier (
overload_proto_formals ) ;
overload_operator ::= + | ++ | - | -- | * | ** | / | % | == | != | < | <= | > | >= | =
overload_proto_formals ::= data_type { , data_type }

```

Interface Declarations

```

virtual_interface_declarator ::=      virtual [ interface ] interface_identifier list_of_virtual_interface_decl ;
modport_declaration ::= modport modport_item { , modport_item } ;
modport_item ::= modport_identifier ( modport_ports_declarator { , modport_ports_declarator } )
modport_ports_declarator ::=      { attribute_instance } modport_simple_ports_declarator
|           { attribute_instance } modport_tf_ports_declarator
|           { attribute_instance } modport_clocking_declarator
modport_clocking_declarator ::= clocking clocking_identifier
modport_simple_ports_declarator ::=      port_direction modport_simple_port { , modport_simple_port }

```

```

modport_simple_port ::= 
    port_identifier
  | . port_identifier ( [ expression ] )

modport_tf_ports_declaration ::= 
import_export modport_tf_port { , modport_tf_port }

modport_tf_port ::= 
    method_prototype
  | tf_identifier

import_export ::= import | export

```

Assertion Declarations

```

concurrent_assertion_item ::= [ block_identifier : ] concurrent_assertion_statement
concurrent_assertion_statement ::= 
    assert_property_statement
  | assume_property_statement
  | cover_property_statement

assert_property_statement ::= 
    assert property ( property_spec ) action_block

assume_property_statement ::= 
    assume property ( property_spec ) ;

cover_property_statement ::= 
    cover property ( property_spec ) statement_or_null

expect_property_statement ::= 
    expect ( property_spec ) action_block

property_instance ::= 
    ps_property_identifier [ ( [ list_of_arguments ] ) ]

concurrent_assertion_item_declaration ::= 
    property_declaration
  | sequence_declaration

property_declaration ::= 
    property property_identifier [ ( [ tf_port_list ] ) ];
    { assertion_variable_declaration }
    property_spec ;
    endproperty [ : property_identifier ]

property_spec ::= 
    [clocking_event] [ disable iff ( expression_or_dist ) ] property_expr

property_expr ::= 
    sequence_expr
  | ( property_expr )
  | not property_expr
  | property_expr or property_expr

```

```

property_expr and property_expr
sequence_expr |-> property_expr
sequence_expr => property_expr
if( expression_or_dist ) property_expr [ else property_expr ]
property_instance
clocking_event property_expr

sequence_declaration ::=

sequence sequence_identifier [ ( [ tf_port_list ] ) ] ;
{ assertion_variable_declaration }
sequence_expr ;
endsequence [ : sequence_identifier ]

sequence_expr ::=

cycle_delay_range sequence_expr { cycle_delay_range sequence_expr }
sequence_expr cycle_delay_range sequence_expr { cycle_delay_range }

sequence_expr }

expression_or_dist [ boolean_abbrev ]
( expression_or_dist {, sequence_match_item } ) [ boolean_abbrev ]
sequence_instance [ sequence_abbrev ]
( sequence_expr {, sequence_match_item } ) [ sequence_abbrev ]
sequence_expr and sequence_expr
sequence_expr intersect sequence_expr
sequence_expr or sequence_expr
first_match ( sequence_expr {, sequence_match_item} )
expression_or_dist throughout sequence_expr
sequence_expr within sequence_expr

| clocking_event sequence_expr

cycle_delay_range ::=

## integral_number
## identifier
## ( constant_expression )
## [ cycle_delay_const_range_expression ]

sequence_method_call ::=

sequence_instance . method_identifier

sequence_match_item ::=

operator_assignment
inc_or_dec_expression
subroutine_call

sequence_instance ::=

ps_sequence_identifier [ ( [ list_of_arguments ] ) ]

formal_list_item ::=

formal_identifier [ = actual_arg_expr ]

list_of_formals ::= formal_list_item {, formal_list_item}

actual_arg_expr ::=

event_expression

```

```

|           $
boolean_abbrev ::=           consecutive_repetition
|           non_consecutive_repetition
|           goto_repetition
sequence_abbrev ::= consecutive_repetition
consecutive_repetition ::= [* const_or_range_expression ]
non_consecutive_repetition ::= [= const_or_range_expression ]
goto_repetition ::= [> const_or_range_expression ]
const_or_range_expression ::=           constant_expression
|           cycle_delay_const_range_expression
cycle_delay_const_range_expression ::=           constant_expression : constant_expression
|           constant_expression : $
expression_or_dist ::= expression [ dist { dist_list } ]
assertion_variable_declaration ::=           var_data_type list_of_variable_identifiers ;

```

Covergroup Declarations

```

covergroup_declaration ::=           covergroup covergroup_identifier [ ( [ tf_port_list ] ) ] [ coverage_event ] ;
|           { coverage_spec_or_option }
|           endgroup [ : covergroup_identifier ]
coverage_spec_or_option ::=           { attribute_instance } coverage_spec
|           { attribute_instance } coverage_option ;
coverage_option ::=           option.member_identifier = expression
|           type_option.member_identifier = expression
coverage_spec ::=           cover_point
|           cover_cross
coverage_event ::=           clocking_event
|           @@( block_event_expression )
block_event_expression ::=           block_event_expression or block_event_expression
|           begin hierarchical_btf_identifier
|           end hierarchical_btf_identifier
hierarchical_btf_identifier ::=
```

```

    hierarchical_tf_identifier
  |
  hierarchical_block_identifier
  |
  hierarchical_identifier [ class_scope ] method_identifier
cover_point ::= [ cover_point_identifier : ] coverpoint expression [ iff( expression ) ] bins_or_empty
bins_or_empty ::= 
  { {attribute_instance} { bins_or_options ; } }
  ;
bins_or_options ::= 
  coverage_option
  |
  [ wildcard ] bins_keyword bin_identifier [ [ [ expression ] ] ] = { open_range_list
  } [ iff( expression ) ]
  |
  [ wildcard ] bins_keyword bin_identifier [ [ ] ] = trans_list [ iff( expression ) ]
  |
  bins_keyword bin_identifier [ [ [ expression ] ] ] = default [ iff( expression ) ]
  |
  bins_keyword bin_identifier = default sequence [ iff( expression ) ]
bins_keyword ::= bins | illegal_bins | ignore_bins
range_list ::= value_range { , value_range }
trans_list ::= ( trans_set ) { , ( trans_set ) }
trans_set ::= trans_range_list { => trans_range_list }
trans_range_list ::= 
  trans_item
  |
  trans_item [ * repeat_range ]
  |
  trans_item [ -> repeat_range ]
  |
  trans_item [ = repeat_range ]
trans_item ::= range_list
repeat_range ::= 
  expression
  |
  expression : expression
cover_cross ::= [ cover_point_identifier : ] cross list_of_coverpoints [ iff( expression ) ]
select_bins_or_empty
list_of_coverpoints ::= cross_item , cross_item { , cross_item }
cross_item ::= 
  cover_point_identifier
  |
  variable_identifier
select_bins_or_empty ::= 
  { { bins_selection_or_option ; } }
  ;
bins_selection_or_option ::= 
  { attribute_instance } coverage_option
  |
  { attribute_instance } bins_selection
bins_selection ::= bins_keyword bin_identifier = select_expression [ iff( expression ) ]
select_expression ::= 
  select_condition
  |
  ! select_condition
  |
  select_expression && select_expression

```

```

|           select_expression || select_expression
|           ( select_expression )
select_condition ::= binsof ( bins_expression ) [ intersect { open_range_list } ]
bins_expression ::= variable_identifier
|           cover_point_identifier [ . bins_identifier ]
open_range_list ::= open_value_range { , open_value_range }
open_value_range ::= value_range

```

Primitive Instances

Primitive Instantiation and Instances

```

gate_instantiation ::=
    cmos_switchtype [delay3] cmos_switch_instance { , cmos_switch_instance } ;
|           enable_gatetype [drive_strength] [delay3] enable_gate_instance { ,
enable_gate_instance } ;
|           mos_switchtype [delay3] mos_switch_instance { , mos_switch_instance } ;
|           n_input_gatetype [drive_strength] [delay2] n_input_gate_instance { ,
n_input_gate_instance } ;
|           n_output_gatetype [drive_strength] [delay2] n_output_gate_instance
                           { , n_output_gate_instance } ;
|           pass_en_switchtype [delay2] pass_enable_switch_instance { ,
pass_enable_switch_instance } ;
|           pass_switchtype pass_switch_instance { , pass_switch_instance } ;
|           pulldown [pulldown_strength] pull_gate_instance { , pull_gate_instance } ;
|           pullup [pullup_strength] pull_gate_instance { , pull_gate_instance } ;
cmos_switch_instance ::= [ name_of_instance ] ( output_terminal , input_terminal ,
                                              ncontrol_terminal , pcontrol_terminal )
enable_gate_instance ::= [ name_of_instance ] ( output_terminal , input_terminal , enable_terminal )
mos_switch_instance ::= [ name_of_instance ] ( output_terminal , input_terminal , enable_terminal )
n_input_gate_instance ::= [ name_of_instance ] ( output_terminal , input_terminal { , input_terminal } )
n_output_gate_instance ::= [ name_of_instance ] ( output_terminal { , output_terminal } ,
                                              input_terminal )
pass_switch_instance ::= [ name_of_instance ] ( inout_terminal , inout_terminal )
pass_enable_switch_instance ::= [ name_of_instance ] ( inout_terminal , inout_terminal ,
enable_terminal )
pull_gate_instance ::= [ name_of_instance ] ( output_terminal )

```

Primitive Strengths

```
pulldown_strength ::=  
    ( strength0 , strength1 )  
  |      ( strength1 , strength0 )  
  |      ( strength0 )  
pullup_strength ::=  
    ( strength0 , strength1 )  
  |      ( strength1 , strength0 )  
  |      ( strength1 )
```

Primitive Terminals

```
enable_terminal ::= expression  
inout_terminal ::= net_lvalue  
input_terminal ::= expression  
ncontrol_terminal ::= expression  
output_terminal ::= net_lvalue  
pcontrol_terminal ::= expression
```

Primitive Gate and Switch Types

```
cmos_switchtype ::= cmos | rcmos  
enable_gatetype ::= bufif0 | bufif1 | notif0 | notif1  
mos_switchtype ::= nmos | pmos | rnmos | rpmos  
n_input_gatetype ::= and | nand | or | nor | xor | xnor  
n_output_gatetype ::= buf | not  
pass_en_switchtype ::= tranif0 | tranif1 | rtranif1 | rtranif0  
pass_switchtype ::= tran | rtran
```

Module, Interface and Generated Instantiation

Instantiation

Module Instantiation

```
module_instantiation ::=  
    module_identifier [ parameter_value_assignment ] hierarchical_instance { ,  
    hierarchical_instance } ;  
parameter_value_assignment ::= #( [ list_of_parameter_assignments ] )  
list_of_parameter_assignments ::=  
    ordered_parameter_assignment { , ordered_parameter_assignment }  
|  
    named_parameter_assignment { , named_parameter_assignment }  
ordered_parameter_assignment ::= param_expression  
named_parameter_assignment ::= . parameter_identifier ( [ param_expression ] )  
hierarchical_instance ::= name_of_instance ( [ list_of_port_connections ] )  
name_of_instance ::= instance_identifier { unpacked_dimension }  
list_of_port_connections ::=  
    ordered_port_connection { , ordered_port_connection }  
|  
    named_port_connection { , named_port_connection }  
ordered_port_connection ::= { attribute_instance } [ expression ]  
named_port_connection ::=  
    { attribute_instance } . port_identifier [ ( [ expression ] ) ]  
|  
    { attribute_instance } *
```

Interface Instantiation

```
interface_instantiation ::=  
    interface_identifier [ parameter_value_assignment ] hierarchical_instance { ,  
    hierarchical_instance } ;
```

Program Instantiation

```
program_instantiation ::=  
    program_identifier [ parameter_value_assignment ] hierarchical_instance { ,  
    hierarchical_instance } ;
```

Generated Instantiation

```
module_or_interface_or_generate_item ::=  
    module_or_generate_item  
|      interface_or_generate_item  
generate_region ::=  
    generate { module_or_interface_or_generate_item } endgenerate  
loop_generate_construct ::=  
    for ( genvar_initialization ; genvar_expression ; genvar_iteration )  
        generate_block  
genvar_initialization ::=  
    [ genvar ] genvar_identifier = constant_expression  
genvar_iteration ::=  
    genvar_identifier assignment_operator genvar_expression  
|      inc_or_dec_operator genvar_identifier  
|      genvar_identifier inc_or_dec_operator  
conditional_generate_construct ::=  
    if_generate_construct  
|      case_generate_construct  
if_generate_construct ::=  
    if ( constant_expression ) generate_block_or_null [ else generate_block_or_null ]  
case_generate_construct ::=  
    case ( constant_expression ) case_generate_item { case_generate_item } endcase  
case_generate_item ::=  
    constant_expression { , constant_expression } : generate_block_or_null  
|      default [ : ] generate_block_or_null  
generate_block ::=  
    module_or_interface_or_generate_item  
|      [ generate_block_identifier : ] begin [ : generate_block_identifier ]  
        { module_or_interface_or_generate_item }  
    end [ : generate_block_identifier ]  
generate_block_or_null ::= generate_block | ;
```

UDP Declaration and Instantiation

UDP Declaration

```
udp_nonansi_declaration ::=
```

```

{ attribute_instance } primitive udp_identifier ( udp_port_list );
udp_ansi_declaration ::= { attribute_instance } primitive udp_identifier ( udp_declaration_port_list );
udp_declaration ::= udp_nonansi_declaration udp_port_declaration { udp_port_declaration }
                    udp_body
endprimitive [ : udp_identifier ]
|
    udp_ansi_declaration
        udp_body
endprimitive [ : udp_identifier ]
|
    extern udp_nonansi_declaration
|
    extern udp_ansi_declaration
|
{ attribute_instance } primitive udp_identifier ( .* );
                    { udp_port_declaration }
                    udp_body
endprimitive [ : udp_identifier ]

```

UDP Ports

```

udp_port_list ::= output_port_identifier , input_port_identifier { , input_port_identifier }
udp_declaration_port_list ::= udp_output_declaration , udp_input_declaration { , udp_input_declaration }
udp_port_declaration ::= udp_output_declaration ;
|      udp_input_declaration ;
|      udp_reg_declaration ;
udp_output_declaration ::= { attribute_instance } output port_identifier
|      { attribute_instance } output reg port_identifier [ = constant_expression ]
udp_input_declaration ::= { attribute_instance } input list_of_udp_port_identifiers
udp_reg_declaration ::= { attribute_instance } reg variable_identifier

```

UDP Body

```

udp_body ::= combinational_body | sequential_body
combinational_body ::= table combinational_entry { combinational_entry } endtable
combinational_entry ::= level_input_list : output_symbol ;
sequential_body ::= [ udp_initial_statement ] table sequential_entry { sequential_entry } endtable
udp_initial_statement ::= initial output_port_identifier = init_val ;
init_val ::= 1'b0 | 1'b1 | 1'bx | 1'bX | 1'B0 | 1'B1 | 1'Bx | 1'BX | 1 | 0
sequential_entry ::= seq_input_list : current_state : next_state ;

```

```

seq_input_list ::= level_input_list | edge_input_list
level_input_list ::= level_symbol { level_symbol }
edge_input_list ::= { level_symbol } edge_indicator { level_symbol }
edge_indicator ::= ( level_symbol level_symbol ) | edge_symbol
current_state ::= level_symbol
next_state ::= output_symbol |
output_symbol ::= 0 | 1 | x | X
level_symbol ::= 0 | 1 | x | X | ? | b | B
edge_symbol ::= r | R | f | F | p | P | n | N | *

```

UDP Instantiation

```

udp_instantiation ::= udp_identifier [ drive_strength ] [ delay2 ] udp_instance { , udp_instance } ;
udp_instance ::= [ name_of_instance ] ( output_terminal , input_terminal { , input_terminal } )

```

Behavioral Statements

Continuous Assignment and Net Alias Statements

```

continuous_assign ::= 
    assign [ drive_strength ] [ delay3 ] list_of_net_assignments ;
| 
    assign [ delay_control ] list_of_variable_assignments ;
list_of_net_assignments ::= net_assignment { , net_assignment }
list_of_variable_assignments ::= variable_assignment { , variable_assignment }
net_alias ::= alias net_lvalue = net_lvalue { = net_lvalue } ;
net_assignment ::= net_lvalue = expression

```

Procedural Blocks and Assignments

```

initial_construct ::= initial statement_or_null
always_construct ::= always_keyword statement
always_keyword ::= always | always_comb | always_latch | always_ff
final_construct ::= final function_statement
blocking_assignment ::= 
    variable_lvalue = delay_or_event_control expression
| 
    hierarchical_dynamic_array_variable_identifier = dynamic_array_new

```

```

| [ implicit_class_handle . | class_scope | package_scope ]
hierarchical_variable_identifier
                    select = class_new
|
operator_assignment
operator_assignment ::= variable_lvalue assignment_operator expression
assignment_operator ::= =
| += | -= | *= | /= | %= | &= | |= | ^= | <<= | >>= | <<<= | >>>=
nonblocking_assignment ::= variable_lvalue <= [ delay_or_event_control ] expression
procedural_continuous_assignment ::=
                    assign variable_assignment
|
deassign variable_lvalue
|
force variable_assignment
|
force net_assignment
|
release variable_lvalue
|
release net_lvalue
variable_assignment ::= variable_lvalue = expression

```

Parallel and Sequential Blocks

```

action_block ::= 
                    statement_or_null
|
[ statement ] else statement_or_null
seq_block ::= 
begin [ : block_identifier ] { block_item_declaration } { statement_or_null }
end [ : block_identifier ]
par_block ::= 
fork [ : block_identifier ] { block_item_declaration } { statement_or_null }
join_keyword [ : block_identifier ]
join_keyword ::= join | join_any | join_none

```

Statements

```

statement_or_null ::= 
                    statement
|
{ attribute_instance } ;
statement ::= [ block_identifier : ] { attribute_instance } statement_item
statement_item ::= 
                    blocking_assignment ;
|
nonblocking_assignment ;
|
procedural_continuous_assignment ;

```

```

|           case_statement
|           conditional_statement
|           inc_or_dec_expression ;
|           subroutine_call_statement
|           disable_statement
|           event_trigger
|           loop_statement
|           jump_statement
|           par_block
|           procedural_timing_control_statement
|           seq_block
|           wait_statement
|           procedural_assertion_statement
|           clocking_drive ;
|           randsequence_statement
|           randcase_statement
|           expect_property_statement
function_statement ::= statement
function_statement_or_null ::= 
    function_statement
|    { attribute_instance } ;
variable_identifier_list ::= variable_identifier { , variable_identifier }

```

Timing Control Statements

```

procedural_timing_control_statement ::= 
    procedural_timing_control statement_or_null
delay_or_event_control ::= 
    delay_control
|           event_control
|           repeat( expression ) event_control
delay_control ::= 
    # delay_value
|           #( mintypmax_expression )
event_control ::= 
    @ hierarchical_event_identifier
|           @( event_expression )
|           @@
|           @(*)
|           @ sequence_instance
event_expression ::= 
    [ edge_identifier ] expression [ iff expression ]

```

```

|           sequence_instance [ iff expression ]
|           event_expression or event_expression
|           event_expression , event_expression
procedural_timing_control ::= delay_control
|           event_control
|           cycle_delay
jump_statement ::= return [ expression ] ;
|           break ;
|           continue ;
wait_statement ::= wait ( expression ) statement_or_null
|           wait fork ;
|           wait_order ( hierarchical_identifier { , hierarchical_identifier } ) action_block
event_trigger ::= -> hierarchical_event_identifier ;
| ->> [ delay_or_event_control ] hierarchical_event_identifier ;
disable_statement ::= disable hierarchical_task_identifier ;
|           disable hierarchical_block_identifier ;
|           disable fork ;

```

Conditional Statements

```

conditional_statement ::= if ( cond_predicate ) statement_or_null [ else statement_or_null ]
|           unique_priority_if_statement
unique_priority_if_statement ::= [ unique_priority ] if ( cond_predicate ) statement_or_null
|           { else if ( cond_predicate ) statement_or_null }
|           [ else statement_or_null ]
unique_priority ::= unique | priority
cond_predicate ::= expression_or_cond_pattern { &&& expression_or_cond_pattern }
expression_or_cond_pattern ::= expression | cond_pattern
cond_pattern ::= expression matches pattern

```

case Statements

```
case_statement ::=  
    [ unique_priority ] case_keyword ( expression ) case_item { case_item } endcase  
|  
    [ unique_priority ] case_keyword ( expression ) matches case_pattern_item {  
        case_pattern_item }  
    endcase  
|  
    [ unique_priority ] case ( expression ) inside case_inside_item { case_inside_item }  
} endcase  
case_keyword ::= case | casez | casex  
case_item ::=  
    expression { , expression } : statement_or_null  
|  
    default [ : ] statement_or_null  
case_pattern_item ::=  
    pattern [ &&& expression ] : statement_or_null  
|  
    default [ : ] statement_or_null  
case_inside_item ::=  
    open_range_list : statement_or_null  
|  
    default [ : ] statement_or_null  
randcase_statement ::=  
randcase randcase_item { randcase_item } endcase  
randcase_item ::= expression : statement_or_null
```

Patterns

```
pattern ::=  
    . variable_identifier  
|  
    .*  
|  
    constant_expression  
|  
    tagged member_identifier [ pattern ]  
|  
    '{ pattern { , pattern } }  
|  
    '{ member_identifier : pattern { , member_identifier : pattern } }  
assignment_pattern ::=  
    '{ expression { , expression } }  
|  
    '{ structure_pattern_key : expression { , structure_pattern_key : expression } }  
|  
    '{ array_pattern_key : expression { , array_pattern_key : expression } }  
|  
    '{ constant_expression { expression { , expression } } }  
structure_pattern_key ::= member_identifier | assignment_pattern_key  
array_pattern_key ::= constant_expression | assignment_pattern_key  
assignment_pattern_key ::= simple_type | default  
assignment_pattern_expression ::=  
    [ assignment_pattern_expression_type ] assignment_pattern
```

```

assignment_pattern_expression_type ::= ps_type_identifier | ps_parameter_identifier | integer_atom_type
constant_assignment_pattern_expression ::= assignment_pattern_expression
assignment_pattern_net_lvalue ::=
    '{ net_lvalue { , net_lvalue } }'
assignment_pattern_variable_lvalue ::=
    '{ variable_lvalue { , variable_lvalue } }'

```

Looping Statements

```

loop_statement ::= 
    forever statement_or_null
    |
    repeat ( expression ) statement_or_null
    |
    while ( expression ) statement_or_null
    |
    for ( for_initialization ; expression ; for_step )
        statement_or_null
    |
    do statement_or_null while ( expression );
    |
    foreach ( array_identifier [ loop_variables ] ) statement
for_initialization ::= 
    list_of_variable_assignments
    |
    for_variable_declaration { , for_variable_declaration }
for_variable_declaration ::= 
    data_type variable_identifier = expression { , variable_identifier = expression }
for_step ::= for_step_assignment { , for_step_assignment }
for_step_assignment ::= 
    operator_assignment
    |
    inc_or_dec_expression
    |
    function_subroutine_call
loop_variables ::= [ index_variable_identifier ] { , [ index_variable_identifier ] }

```

Subroutine Call Statements

```

subroutine_call_statement ::= 
    subroutine_call ;
    |
    void' ( function_subroutine_call );

```

Assertion Statements

```

procedural_assertion_statement ::= 

```

```

concurrent_assertion_statement
|
immediate_assert_statement
immediate_assert_statement ::= assert ( expression ) action_block

```

Clocking Block

```

clocking_declaration ::= [ default ] clocking [ clocking_identifier ] clocking_event ;
                        { clocking_item }
                        endclocking [ : clocking_identifier ]
clocking_event ::= @ identifier
| @ ( event_expression )
clocking_item ::= default default_skew ;
| clocking_direction list_of_clocking_decl_assign ;
| { attribute_instance } concurrent_assertion_item_declaration
default_skew ::= input clocking_skew
| output clocking_skew
| input clocking_skew output clocking_skew
clocking_direction ::= input [ clocking_skew ]
| output [ clocking_skew ]
| input [ clocking_skew ] output [ clocking_skew ]
| inout
list_of_clocking_decl_assign ::= clocking_decl_assign { , clocking_decl_assign }
clocking_decl_assign ::= signal_identifier [ = expression ]
clocking_skew ::= edge_identifier [ delay_control ]
| delay_control
clocking_drive ::= clockvar_expression <= [ cycle_delay ] expression
| cycle_delay clockvar_expression <= expression
cycle_delay ::= ## integral_number
| ## identifier
| ## ( expression )
clockvar ::= hierarchical_identifier
clockvar_expression ::= clockvar select

```

Randsequence

```
randsequence_statement ::= randsequence ( [ production_identifier ] )
                           production { production }
                           endsequence
production ::= [ function_data_type ] production_identifier [ ( tf_port_list ) ] : rs_rule { | rs_rule } ;
rs_rule ::= rs_production_list [ := weight_specification [ rs_code_block ] ]
rs_production_list ::= rs_prod { rs_prod }
| rand join [ ( expression ) ] production_item production_item { production_item }
weight_specification ::= integral_number
| ps_identifier
| ( expression )
rs_code_block ::= { { data_declaration } { statement_or_null } }
rs_prod ::= production_item
| rs_code_block
| rs_if_else
| rs_repeat
| rs_case
production_item ::= production_identifier [ ( list_of_arguments ) ]
rs_if_else ::= if ( expression ) production_item [ else production_item ]
rs_repeat ::= repeat ( expression ) production_item
rs_case ::= case ( expression ) rs_case_item { rs_case_item } endcase
rs_case_item ::= expression { , expression } : production_item ;
| default [ : ] production_item ;
```

Specify Section

Specify Block Declaration

```
specify_block ::= specify { specify_item } endspecify
specify_item ::= specparam_declaration
| pulsestyle_declaration
| showcancelled_declaration
```

```

|           path_declaration
|           system_timing_check
pulsestyle_declaration ::= 
    pulsestyle_onevent list_of_path_outputs ;
|   pulsestyle_ondetect list_of_path_outputs ;
showcancelled_declaration ::= 
    showcancelled list_of_path_outputs ;
|   noshowcancelled list_of_path_outputs ;

```

Specify Path Declarations

```

path_declaration ::= 
    simple_path_declaration ;
|   edge_sensitive_path_declaration ;
|   state_dependent_path_declaration ;
simple_path_declaration ::= 
    parallel_path_description = path_delay_value
|   full_path_description = path_delay_value
parallel_path_description ::= 
    ( specify_input_terminal_descriptor [ polarity_operator ] =>
specify_output_terminal_descriptor )
full_path_description ::= 
    ( list_of_path_inputs [ polarity_operator ] * > list_of_path_outputs )
list_of_path_inputs ::= 
    specify_input_terminal_descriptor { , specify_input_terminal_descriptor }
list_of_path_outputs ::= 
    specify_output_terminal_descriptor { , specify_output_terminal_descriptor }

```

Specify Block Terminals

```

specify_input_terminal_descriptor ::= 
    input_identifier [ [ constant_range_expression ] ]
specify_output_terminal_descriptor ::= 
    output_identifier [ [ constant_range_expression ] ]
input_identifier ::= input_port_identifier | inout_port_identifier | interface_identifier.port_identifier
output_identifier ::= output_port_identifier | inout_port_identifier | interface_identifier.port_identifier

```

Specify Path Delays

```
path_delay_value ::=  
    list_of_path_delay_expressions  
  |  
    ( list_of_path_delay_expressions )  
list_of_path_delay_expressions ::=  
    t_path_delay_expression  
  |  
    trise_path_delay_expression , tfall_path_delay_expression  
  |  
    trise_path_delay_expression , tfall_path_delay_expression ,  
    tz_path_delay_expression  
  |  
    t01_path_delay_expression , t10_path_delay_expression ,  
    t0z_path_delay_expression ,  
                                tz1_path_delay_expression ,  
    t1z_path_delay_expression , tz0_path_delay_expression  
  |  
    t01_path_delay_expression , t10_path_delay_expression ,  
    t0z_path_delay_expression ,  
                                tz1_path_delay_expression ,  
    t1z_path_delay_expression , tz0_path_delay_expression ,  
                                t0x_path_delay_expression ,  
    tx1_path_delay_expression , t1x_path_delay_expression ,  
                                t0x_path_delay_expression ,  
    txz_path_delay_expression , tzx_path_delay_expression  
t_path_delay_expression ::= path_delay_expression  
trise_path_delay_expression ::= path_delay_expression  
tfall_path_delay_expression ::= path_delay_expression  
tz_path_delay_expression ::= path_delay_expression  
t01_path_delay_expression ::= path_delay_expression  
t10_path_delay_expression ::= path_delay_expression  
t0z_path_delay_expression ::= path_delay_expression  
tz1_path_delay_expression ::= path_delay_expression  
t1z_path_delay_expression ::= path_delay_expression  
tz0_path_delay_expression ::= path_delay_expression  
t0x_path_delay_expression ::= path_delay_expression  
tx1_path_delay_expression ::= path_delay_expression  
t1x_path_delay_expression ::= path_delay_expression  
tx0_path_delay_expression ::= path_delay_expression  
txz_path_delay_expression ::= path_delay_expression  
tzx_path_delay_expression ::= path_delay_expression  
path_delay_expression ::= constant_mintypmax_expression  
edge_sensitive_path_declaration ::=  
    parallel_edge_sensitive_path_description = path_delay_value  
  |  
    full_edge_sensitive_path_description = path_delay_value  
parallel_edge_sensitive_path_description ::=
```

```

( [ edge_identifier ] specify_input_terminal_descriptor =>
  ( specify_output_terminal_descriptor [
    polarity_operator ] : data_source_expression ) )
full_edge_sensitive_path_description ::= 
  ( [ edge_identifier ] list_of_path_inputs * >
    ( list_of_path_outputs [ polarity_operator ] :
      data_source_expression ) )
data_source_expression ::= expression
edge_identifier ::= posedge | negedge
state_dependent_path_declaration ::= 
  if ( module_path_expression ) simple_path_declaration
  | if ( module_path_expression ) edge_sensitive_path_declaration
  | ifnone simple_path_declaration
polarity_operator ::= + | -

```

System Timing Checks

System Timing Check Commands

```

system_timing_check ::= 
  $setup_timing_check
  | $hold_timing_check
  | $setuphold_timing_check
  | $recovery_timing_check
  | $removal_timing_check
  | $recrrem_timing_check
  | $skew_timing_check
  | $timeskew_timing_check
  | $fullskew_timing_check
  | $period_timing_check
  | $width_timing_check
  | $nochage_timing_check
$setup_timing_check ::= 
  $setup ( data_event , reference_event , timing_check_limit [ , [ notifier ] ] );
$hold_timing_check ::= 
  $hold ( reference_event , data_event , timing_check_limit [ , [ notifier ] ] );
$setuphold_timing_check ::= 
  $setuphold ( reference_event , data_event , timing_check_limit ,
  timing_check_limit
  [ , [ notifier ] [ , [ stamptime_condition ] [ , [
  checktime_condition ] ]

```

```

[ , [ delayed_reference ] [ , [ delayed_data ] ] ] ] ) ;
$recovery_timing_check ::= $recovery ( reference_event , data_event , timing_check_limit [ , [ notifier ] ] ) ;
$removal_timing_check ::= $removal ( reference_event , data_event , timing_check_limit [ , [ notifier ] ] ) ;
$recrem_timing_check ::= $recrem ( reference_event , data_event , timing_check_limit , timing_check_limit
[ , [ notifier ] [ , [ stamptime_condition ] [ , [
checktime_condition ]
[ , [ delayed_reference ] [ , [ delayed_data ] ] ] ] ] ) ;
$skew_timing_check ::= $skew ( reference_event , data_event , timing_check_limit [ , [ notifier ] ] ) ;
$timeskew_timing_check ::= $timeskew ( reference_event , data_event , timing_check_limit
[ , [ notifier ] [ , [ event_based_flag ] [ , [
remain_active_flag ] ] ] ] ) ;
$fullskew_timing_check ::= $fullskew ( reference_event , data_event , timing_check_limit ,
timing_check_limit
[ , [ notifier ] [ , [ event_based_flag ] [ , [
remain_active_flag ] ] ] ] ) ;
$period_timing_check ::= $period ( controlled_reference_event , timing_check_limit [ , [ notifier ] ] ) ;
$width_timing_check ::= $width ( controlled_reference_event , timing_check_limit , threshold [ , [ notifier
] ] ) ;
$nochange_timing_check ::= $nochange ( reference_event , data_event , start_edge_offset ,
end_edge_offset [ , [ notifier ] ] ) ;

```

System Timing Check Command Arguments

```

checktime_condition ::= mintypmax_expression
controlled_reference_event ::= controlled_timing_check_event
data_event ::= timing_check_event
delayed_data ::= terminal_identifier
| terminal_identifier [ constant_mintypmax_expression ]
delayed_reference ::= terminal_identifier
| terminal_identifier [ constant_mintypmax_expression ]
end_edge_offset ::= mintypmax_expression
event_based_flag ::= constant_expression

```

```

notifier ::= variable_identifier
reference_event ::= timing_check_event
remain_active_flag ::= constant_mintypmax_expression
stamptime_condition ::= mintypmax_expression
start_edge_offset ::= mintypmax_expression
threshold ::=constant_expression
timing_check_limit ::= expression

```

System Timing Check Event Definitions

```

timing_check_event ::=
    [timing_check_event_control] specify_terminal_descriptor [ &&&
timing_check_condition ]
controlled_timing_check_event ::=
    timing_check_event_control specify_terminal_descriptor [ &&&
timing_check_condition ]
timing_check_event_control ::=
    posedge
    |
    negedge
    |
    edge_control_specifier
specify_terminal_descriptor ::=
    specify_input_terminal_descriptor
    |
    specify_output_terminal_descriptor
edge_control_specifier ::= edge [ edge_descriptor { , edge_descriptor } ]
edge_descriptor ::= 01 | 10 | z_or_x zero_or_one | zero_or_one z_or_x
zero_or_one ::= 0 | 1
z_or_x ::= x | X | z | Z
timing_check_condition ::=
    scalar_timing_check_condition
    |
    ( scalar_timing_check_condition )
scalar_timing_check_condition ::=
    expression
    |
    ~ expression
    |
    expression == scalar_constant
    |
    expression === scalar_constant
    |
    expression != scalar_constant
    |
    expression !== scalar_constant
scalar_constant ::= 1'b0 | 1'b1 | 1'B0 | 1'B1 | 'b0 | 'b1 | 'B0 | 'B1 | 1 | 0

```

Expressions

Concatenations

```
concatenation ::=  
    { expression { , expression } }  
constant_concatenation ::=  
    { constant_expression { , constant_expression } }  
constant_multiple_concatenation ::= { constant_expression constant_concatenation }  
module_path_concatenation ::= { module_path_expression { , module_path_expression } }  
module_path_multiple_concatenation ::= { constant_expression module_path_concatenation }  
multiple_concatenation ::= { expression concatenation }  
streaming_concatenation ::= { stream_operator [ slice_size ] stream_concatenation }  
stream_operator ::= >> | <<  
slice_size ::= simple_type | constant_expression  
stream_concatenation ::= { stream_expression { , stream_expression } }  
stream_expression ::= expression [ with [ array_range_expression ] ]  
array_range_expression ::=  
    expression  
|    expression : expression  
|    expression +: expression  
|    expression -: expression  
empty_queue ::= { }
```

Subroutine Calls

```
constant_function_call ::= function_subroutine_call  
tf_call ::= ps_or_hierarchical_tf_identifier { attribute_instance } [ ( list_of_arguments ) ]  
system_tf_call ::=  
    system_tf_identifier [ ( list_of_arguments ) ]  
|    system_tf_identifier ( data_type [ , expression ] )  
subroutine_call ::=  
    tf_call  
|    system_tf_call  
|    method_call  
|    randomize_call  
function_subroutine_call ::= subroutine_call  
list_of_arguments ::=  
    [ expression ] { , [ expression ] } { , . identifier ( [ expression ] ) }
```

```

|           . identifier ( [ expression ] ) { , . identifier ( [ expression ] ) }
method_call ::= method_call_root . method_call_body
method_call_body ::= 
    method_identifier { attribute_instance } [ ( list_of_arguments ) ]
|
    built_in_method_call
built_in_method_call ::= 
    array_manipulation_call
|
    randomize_call
array_manipulation_call ::= 
    array_method_name { attribute_instance }
        [ ( list_of_arguments ) ]
        [ with ( expression ) ]
randomize_call ::= 
    randomize { attribute_instance }
        [ ( [ variable_identifier_list | null ] ) ]
        [ with constraint_block ]
method_call_root ::= expression | implicit_class_handle
array_method_name ::= 
    method_identifier | unique | and | or | xor

```

Expressions

```

inc_or_dec_expression ::= 
    inc_or_dec_operator { attribute_instance } variable_lvalue
|
    variable_lvalue { attribute_instance } inc_or_dec_operator
conditional_expression ::= cond_predicate ? { attribute_instance } expression : expression
constant_expression ::= 
    constant_primary
|
    unary_operator { attribute_instance } constant_primary
|
    constant_expression binary_operator { attribute_instance } constant_expression
|
    constant_expression ? { attribute_instance } constant_expression :
constant_expression
constant_mintypmax_expression ::= 
    constant_expression
|
    constant_expression : constant_expression : constant_expression
constant_param_expression ::= 
    constant_mintypmax_expression | data_type | $
param_expression ::= mintypmax_expression | data_type
constant_range_expression ::= 
    constant_expression
|
    constant_part_select_range
constant_part_select_range ::= 

```

```

        constant_range
|
        constant_indexed_range
constant_range ::= constant_expression : constant_expression
constant_indexed_range ::=

        constant_expression +: constant_expression
|
        constant_expression -: constant_expression
expression ::=

        primary
|
        unary_operator { attribute_instance } primary
|
        inc_or_dec_expression
|
        ( operator_assignment )
|
        expression binary_operator { attribute_instance } expression
|
        conditional_expression
|
        inside_expression
|
        tagged_union_expression
tagged_union_expression ::=

        tagged member_identifier [ expression ]
inside_expression ::= expression inside { open_range_list }
value_range ::=

        expression
|
        [ expression : expression ]
mintypmax_expression ::=

        expression
|
        expression : expression : expression
module_path_conditional_expression ::= module_path_expression ? { attribute_instance }
        module_path_expression : module_path_expression
module_path_expression ::=

        module_path_primary
|
        unary_module_path_operator { attribute_instance } module_path_primary
|
        module_path_expression binary_module_path_operator { attribute_instance }
        module_path_expression
|
        module_path_conditional_expression
module_path_mintypmax_expression ::=

        module_path_expression
|
        module_path_expression : module_path_expression : module_path_expression
part_select_range ::= constant_range | indexed_range
indexed_range ::=

        expression +: constant_expression
|
        expression -: constant_expression
genvar_expression ::= constant_expression

```

Primaries

```
constant_primary ::=  
    primary_literal  
  | ps_parameter_identifier constant_select  
  | specparam_identifier [ constant_range_expression ]  
  | genvar_identifier  
  | [ package_scope | class_scope ] enum_identifier  
  | constant_concatenation  
  | constant_multiple_concatenation  
  | constant_function_call  
  | ( constant_mintypmax_expression )  
  | constant_cast  
  | constant_assignment_pattern_expression  
  | type_reference  
module_path_primary ::=  
    number  
  | identifier  
  | module_path_concatenation  
  | module_path_multiple_concatenation  
  | function_subroutine_call  
  | ( module_path_mintypmax_expression )  
primary ::=  
    primary_literal  
  | [ implicit_class_handle . | class_scope | package_scope ] hierarchical_identifier  
  | select  
  | empty_queue  
  | concatenation  
  | multiple_concatenation  
  | function_subroutine_call  
  | ( mintypmax_expression )  
  | cast  
  | assignment_pattern_expression  
  | streaming_concatenation  
  | sequence_method_call  
  | this  
  | $  
  | null  
time_literal ::=  
    unsigned_number time_unit  
  | fixed_point_number time_unit  
time_unit ::= s | ms | us | ns | ps | fs | step
```

```

implicit_class_handle ::= this | super | this . super
bit_select ::= { [ expression ] }
select ::= [
    { . member_identifier bit_select } . member_identifier ] bit_select [ [
part_select_range ] ]
constant_bit_select ::= { [ constant_expression ] }
constant_select ::= [
    { . member_identifier constant_bit_select } . member_identifier ]
constant_bit_select [
    [ constant_part_select_range ] ]
primary_literal ::= number | time_literal | unbased_unsized_literal | string_literal
constant_cast ::= casting_type '( constant_expression )'
cast ::= casting_type '( expression )'

```

Expression Left-side Values

```

net_lvalue ::= ps_or_hierarchical_net_identifier constant_select
| { net_lvalue { , net_lvalue } }
| [ assignment_pattern_expression_type ] assignment_pattern_net_lvalue
variable_lvalue ::= [ implicit_class_handle . | package_scope ] hierarchical_variable_identifier select
| { variable_lvalue { , variable_lvalue } }
| [ assignment_pattern_expression_type ] assignment_pattern_variable_lvalue
| streaming_concatenation

```

Operators

```

unary_operator ::= + | - | ! | ~ | & | ~& | || | ~ | ^ | ~^ | ^~
binary_operator ::= + | - | * | / | % | == | != | === | !== | ==? | !=? | && | || | **
| < | <= | > | >= | & | || | ^ | ^~ | ~^ | >> | << | >>> | <<<
inc_or_dec_operator ::= ++ | --
unary_module_path_operator ::= ! | ~ | & | ~& | || | ~ | ^ | ~^ | ^~
binary_module_path_operator ::= == | != | && | || | & | || | ^ | ^~ | ~^

```

Numbers

```
number ::=  
          integral_number  
|           real_number  
integral_number ::=  
          decimal_number  
|           octal_number  
|           binary_number  
|           hex_number  
decimal_number ::=  
          unsigned_number  
|           [ size ] decimal_base unsigned_number  
|           [ size ] decimal_base x_digit { _ }  
|           [ size ] decimal_base z_digit { _ }  
binary_number ::= [ size ] binary_base binary_value  
octal_number ::= [ size ] octal_base octal_value  
hex_number ::= [ size ] hex_base hex_value  
sign ::= + | -  
size ::= non_zero_unsigned_number  
non_zero_unsigned_number ::= non_zero_decimal_digit { _ } decimal_digit { }  
real_number ::=  
          fixed_point_number  
|           unsigned_number [ . unsigned_number ] exp [ sign ] unsigned_number  
fixed_point_number ::= unsigned_number . unsigned_number  
exp ::= e | E  
unsigned_number ::= decimal_digit { _ } decimal_digit { }  
binary_value ::= binary_digit { _ } binary_digit { }  
octal_value ::= octal_digit { _ } octal_digit { }  
hex_value ::= hex_digit { _ } hex_digit { }  
decimal_base ::= '[s|S]d' | '[s|S]D'  
binary_base ::= '[s|S]b' | '[s|S]B'  
octal_base ::= '[s|S]o' | '[s|S]O'  
hex_base ::= '[s|S]h' | '[s|S]H'  
non_zero_decimal_digit ::= 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9  
decimal_digit ::= 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9  
binary_digit ::= x_digit | z_digit | 0 | 1  
octal_digit ::= x_digit | z_digit | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7  
hex_digit ::= x_digit | z_digit | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | a | b | c | d | e | f | A | B | C | D | E | F  
x_digit ::= x | X  
z_digit ::= z | Z | ?  
unbased_unsized_literal ::= '0' | '1' | 'z_or_x'
```

Strings

```
string_literal ::= " { Any_ASCII_Characters } "
```

General

Attributes

```
attribute_instance ::= (* attr_spec { , attr_spec } *)
attr_spec ::= attr_name [ = constant_expression ]
attr_name ::= identifier
```

Comments

```
comment ::=  
          one_line_comment  
          |  
          block_comment  
one_line_comment ::= // comment_text \n  
block_comment ::= /* comment_text */  
comment_text ::= { Any_ASCII_character }
```

Identifiers

```
array_identifier ::= identifier
block_identifier ::= identifier
bin_identifier ::= identifier
c_identifier ::= [ a-zA-Z_ ] { [ a-zA-Z0-9_ ] }
cell_identifier ::= identifier
class_identifier ::= identifier
class_variable_identifier ::= variable_identifier
clocking_identifier ::= identifier
config_identifier ::= identifier
const_identifier ::= identifier
constraint_identifier ::= identifier
covergroup_identifier ::= identifier
```

```

covergroup_variable_identifier ::= variable_identifier
cover_point_identifier ::= identifier
dynamic_array_variable_identifier ::= variable_identifier
enum_identifier ::= identifier
escaped_identifier ::= \ {any_ASCII_character_except_white_space} white_space
formal_identifier ::= identifier
function_identifier ::= identifier
generate_block_identifier ::= identifier
genvar_identifier ::= identifier
hierarchical_block_identifier ::= hierarchical_identifier
hierarchical_dynamic_array_variable_identifier ::= hierarchical_variable_identifier
hierarchical_event_identifier ::= hierarchical_identifier
hierarchical_identifier ::= [ $root . ] { identifier constant_bit_select . } identifier
hierarchical_net_identifier ::= hierarchical_identifier
hierarchical_parameter_identifier ::= hierarchical_identifier
hierarchical_task_identifier ::= hierarchical_identifier
hierarchical_tf_identifier ::= hierarchical_identifier
hierarchical_variable_identifier ::= hierarchical_identifier
identifier ::= 
    simple_identifier
  |
    escaped_identifier
index_variable_identifier ::= identifier
interface_identifier ::= identifier
interface_instance_identifier ::= identifier
inout_port_identifier ::= identifier
input_port_identifier ::= identifier
instance_identifier ::= identifier
library_identifier ::= identifier
member_identifier ::= identifier
method_identifier ::= identifier
modport_identifier ::= identifier
module_identifier ::= identifier
net_identifier ::= identifier
output_port_identifier ::= identifier
package_identifier ::= identifier
package_scope ::= 
    package_identifier :::
  |
    $unit :::
parameter_identifier ::= identifier
port_identifier ::= identifier
production_identifier ::= identifier
program_identifier ::= identifier
property_identifier ::= identifier

```

```

ps_class_identifier ::= [ package_scope ] class_identifier
ps_covergroup_identifier ::= [ package_scope ] covergroup_identifier
ps_identifier ::= [ package_scope ] identifier
ps_or_hierarchical_net_identifier ::= [ package_scope ] net_identifier | hierarchical_net_identifier
ps_or_hierarchical_tf_identifier ::= [ package_scope ] tf_identifier | hierarchical_tf_identifier
ps_parameter_identifier ::= [ package_scope ] parameter_identifier
| { generate_block_identifier [ constant_expression ] . } parameter_identifier
ps_property_identifier ::= [ package_scope ] property_identifier
ps_sequence_identifier ::= [ package_scope ] sequence_identifier
ps_type_identifier ::= [ package_scope ] type_identifier
sequence_identifier ::= identifier
signal_identifier ::= identifier
simple_identifier ::= [ a-zA-Z_ ] { [ a-zA-Z0-9_$ ] }
specparam_identifier ::= identifier
system_tf_identifier ::= $[ a-zA-Z0-9_$ ]{ [ a-zA-Z0-9_$ ] }
task_identifier ::= identifier
tf_identifier ::= identifier
terminal_identifier ::= identifier
topmodule_identifier ::= identifier
type_identifier ::= identifier
udp_identifier ::= identifier
variable_identifier ::= identifier

```

White Space

white_space ::= space | tab | newline | eof

Footnotes (normative)

- Embedded spaces are illegal.
- A simple_identifier, c_identifier, and arrayed_reference shall start with an alpha or underscore (_) character, shall have at least one character, and shall not have any spaces.
- The \$ character in a system_tf_identifier shall not be followed by white_space. A system_tf_identifier shall not be escaped.

- End of file.
- The unsigned number or fixed-point number in time_literal shall not be followed by a white_space.
- implicit_class_handle shall only appear within the scope of a class_declaration or out-of-block method declaration.
- In any one declaration, only one of `protected` or `local` is allowed, only one of `rand` or `randc` is allowed, and `static` and/or `virtual` can appear only once.
- dpi_function_proto return types are restricted to small values, per “[Using Access Functions](#)” on page 836.
- Formals of dpi_function_proto and dpi_task_proto cannot use pass-by-reference mode, and class types cannot be passed at all; for the complete set of restrictions, see “[Passing Arguments](#)” on page 830.
- The apostrophe (‘) in unbased_unsized_literal shall not be followed by white_space.
- In packed_dimension, unsized_dimension is permitted only in declarations of import DPI functions; see dpi_function_proto.
- When a packed dimension is used with the `struct` or `union` keyword, the `packed` keyword shall also be used.
- A charge strength shall only be used with the `trireg` keyword. When the `vectored` or `scalared` keyword is used, there shall be at least one packed dimension.
- In a data_declaration that is not within the procedural context, it shall be illegal to use the `automatic` keyword. In a data_declaration, it shall be illegal to omit the explicit data_type before a list_of_variable_decl_assignments unless the `var` keyword is used.

- It shall be legal to omit the covergroup_variable_identifier from a covergroup instantiation only if this implicit instantiation is within a class that has no other instantiation of the covergroup.
- The `*` token shall appear at most once in a list of port connections.
- A timeunits_declaration shall be legal as a non_port_module_item, non_port_interface_item, non_port_program_item, package_item, or class_item only if it repeats and matches a previous timeunits_declaration within the same time scope.
- In a multiple_concatenation, it shall be illegal for the multiplier not to be a constant_expression unless the type of the concatenation is string.
- In a shallow copy, the expression must evaluate to an object handle.
- It shall be legal to use the \$ primary in an open_value_range of the form [expression : \$] or [\$: expression].
- { } shall only be legal in the context of a queue.
- The \$ primary shall be legal only in a select for a queue variable or in an open_value_range.
- A type_identifier shall be legal as an enum_base_type if it denotes an integer_atom_type, with which an additional packed dimension is not permitted, or an integer_vector_type.
- In a constant_function_call, all arguments shall be constant_expressions.

- The `list_of_port_declarations` syntax is explained in “[Port Declarations](#)” on page 693, which also imposes various semantic restrictions, e.g., a `ref` port must be of a variable type and an `inout` port must not be. It shall be illegal to initialize a port that is not a variable `output` port.
- It shall be legal to declare a `void struct_union_member` only within tagged unions.
- An expression that is used as the argument in a `type_reference` shall not contain any hierarchical references or references to elements of dynamic objects.
- When a `type_reference` is used in a net declaration, it shall be preceded by a `net type` keyword; and when it is used in a variable declaration, it shall be preceded by the `var` keyword.
- It shall be legal to use a `type_reference constant_primary` as the `casting_type` in a static cast. It shall be illegal for a `type_reference constant_primary` to be used with any operators except the equality/inequality and case equality/inequality operators.
- A `streaming_concatenation` expression shall not be nested within another `variable_lvalue`. A `streaming_concatenation` shall not be the target of the increment or decrement operator nor the target of any assignment operator except the simple (`=`) or nonblocking assignment (`<=`) operator.
- Within an `interface_declaration`, it shall only be legal for a `module_or_interface_or_generate_item` to be an `interface_or_generate_item`. Within a `module_declaration`, except when also within an `interface_declaration`, it shall only be legal for a `module_or_interface_or_generate_item` to be a `module_or_generate_item`.
- A `genvar_identifier` shall be legal in a `constant_primary` only within a `genvar_expression`.

- When a net_port_type contains a data_type, it shall only be legal to omit the explicit net_type when declaring an `inout` port.
- In a tf_port_item, it shall be illegal to omit the explicit port_identifier except within a function_prototype or task_prototype.
- In a constant_assignment_pattern_expression, all member expressions shall be constant expressions.
- It shall be illegal to omit the parentheses in a tf_call unless the subroutine is a task, void function, or class method. If the subroutine is a nonvoid class function method, it shall be illegal to omit the parentheses if the call is directly recursive.
- It shall be illegal for a program_generate_item to include any item that would be illegal in a program_declaration outside of a program_generate_item.

B

Keywords

VCS checks for keywords used incorrectly. SystemVerilog reserves the keywords listed below. An asterisk (*) indicates SystemVerilog reserved words that are not reserved in IEEE Std 1364.

- alias*
- always
- always_comb*
- always_ff*
- always_latch*
- and
- assert*
- assign

- assume*
- automatic
- before*
- begin
- bind*
- bins*
- binsof*
- bit*
- break*
- buf
- bufif0
- bufif1
- byte*
- case
- casex
- casez
- cell
- chandle*
- class*
- clocking*
- cmos

- config
- const*
- constraint*
- context*
- continue*
- cover*
- covergroup*
- coverpoint*
- cross*
- deassign
- default
- defparam
- design
- disable
- dist*
- do*
- edge
- else
- end
- endcase
- endclass*

- endclocking*
- endconfig
- endfunction
- endgenerate
- endgroup*
- endinterface*
- endmodule
- endpackage*
- endprimitive
- endprogram*
- endproperty*
- endspecify
- endsequence*
- endtable
- endtask
- enum*
- event
- expect*
- export*
- extends*
- extern*

- final*
- first_match*
- for
- force
- foreach*
- forever
- fork
- forkjoin*
- function
- generate
- genvar
- highz0
- highz1
- if
- iff*
- ifnone
- ignore_bins*
- illegal_bins*
- import*
- incdir
- include

- initial
- inout
- input
- inside*
- instance
- int*
- integer
- interface*
- intersect*
- join
- join_any*
- join_none*
- large
- liblist
- library
- local*
- localparam
- logic*
- longint*
- macromodule
- matches*

- `medium`
- `modport*`
- `module`
- `nand`
- `negedge`
- `new*`
- `nmos`
- `nor`
- `noshowcancelled`
- `not`
- `notif0`
- `notif1`
- `null*`
- `or`
- `output`
- `package*`
- `packed*`
- `parameter`
- `pmos`
- `posedge`
- `primitive`

- priority*
- program*
- property*
- protected*
- pullo
- pull1
- pulldown
- pullup
- pulsestyle_onevent
- pulsestyle_ondetect
- pure*
- rand*
- randc*
- randcase*
- randsequence*
- rcmos
- real
- realtime
- ref*
- reg
- release

- repeat
- return*
- rnmos
- rpmos
- rtran
- rtranif0
- rtranif1
- scalared
- sequence*
- shortint*
- shortreal*
- showcancelled
- signed
- small
- solve*
- specify
- specparam
- static*
- string*
- strong0
- strong1

- struct*
- super*
- supply0
- supply1
- table
- tagged*
- task
- this*
- throughout*
- time
- timeprecision*
- timeunit*
- tran
- tranif0
- tranif1
- tri
- tri0
- tri1
- triand
- trior
- tireg

- type*
- typedef*
- union*
- unique*
- unsigned
- use
- uwire
- var*
- vectored
- virtual*
- void*
- wait
- wait_order*
- wand
- weak0
- weak1
- while
- wildcard*
- wire
- with*
- within*

- `wor`
- `xnor`
- `xor`

C

Std Package

The standard package contains system types . The following types are provided by the std built-in package. The descriptions of the semantics of these types are defined in the indicated subclauses.

Semaphore

The semaphore class is described in “[Semaphores](#)” on page 428, and its prototype is as follows:

```
class semaphore;
    function new(int keyCount = 0);
    task put(int keyCount = 1);
    task get(int keyCount = 1);
    function int try_get(int keyCount = 1);
endclass
```

Mailbox

The mailbox class is described in “[Mailboxes](#)” on page 430, and its prototype is as follows:

The *dynamic_singlular_type* below represents a special type that enables run-time type checking.

```
class mailbox
    function new(int bound = 0);
    function int num();
    task put( T message);
    function int try_put( T message);
    task get( ref T message );
    function int try_get( ref T message );
    task peek( ref T message );
    function int try_peek( ref T message );
endclass
```

Randomize

The randomize function is described in “[Random Number System Functions and Methods](#)” on page 394, and its prototype is as follows:

```
function int randomize( ... );
```

The syntax for the randomize function is as follows:

```
randomize( variable_identifier {, variable_identifier } )
    [ with constraint_block ];
```

D

Linked Lists

The List package implements a classic list data structure and is analogous to the standard template library (STL) List container that is popular with C++ programmers. The container is defined as a parameterized class; in other words, it can be customized to hold data of any type.

List Definitions

list: A doubly linked list, where every element has a predecessor and successor. A list is a sequence that supports both forward and backward traversal, as well as amortized constant time insertion and removal of elements at the beginning, end, or middle.

container: A collection of data of the same type. Containers are objects that contain and manage other data. Containers provide an associated iterator that allows access to the contained data.

iterator: An object that represents a position of an element in a container. Objects play a role similar to that of an array subscript and allow users to access a particular element and to traverse through the container.

List Declaration

The List package supports lists of any arbitrary predefined type, such as `integer`, `string`, or `class` object.

Any iterator that refers to the position of an element that is removed from a list becomes invalid and thus unable to iterate over the list.

To declare a specific list, users must first include the generic List class declaration from the standard include area and then declare the specialized list type:

```
'include <List.vh>
...
List#(T) dl;           // dl is a List of 'T' elements
```

Declaring List Variables

List variables are declared by providing a specialization of the generic List class:

```
List#(integer) il; // Object il is a list of integer
typedef List#(Packet) PList;
// Class Plist is a list of Packet objects
```

The List specialization declares a list of the indicated type. The type used in the list declaration determines the type of the data stored in the list elements.

Declaring List Iterators

List iterators are declared by providing a specialization of the generic List_Iterator class:

```
List_Iterator#(string) s;
// Object s is a list-of-string iterator
List_Iterator#(Packet) p, q;
// p and q are iterators to a list-of-Packet
```

Linked List Class Prototypes

The class prototypes in “[List_Iterator Class Prototype](#)” on page 1035 and “[List Class Prototype](#)” on page 1036 describe the generic List and List_Iterator classes. Only the public interface is included here.

List_Iterator Class Prototype

```
class List_Iterator#(parameter type T);
    extern function void next();
    extern function void prev();
    extern function int neq( List_Iterator#(T) iter );
    extern function int eq( List_Iterator#(T) iter );
    extern function T data();
endclass
```

List Class Prototype

```
class List#(parameter type T);
    extern function new();
    extern function int size();
    extern function int empty();
    extern function void push_front( T value );
    extern function void push_back( T value );
    extern function T front();
    extern function T back();
    extern function void pop_front();
    extern function void pop_back();
    extern function List_Iterator#(T) start();
    extern function List_Iterator#(T) finish();
    extern function void insert( List_Iterator#(T)
position, T value );
    extern function void insert_range( List_Iterator#(T)
position,
first, last );
    extern function void erase( List_Iterator#(T)
position );
    extern function void erase_range( List_Iterator#(T)
first, last );
    extern function void set( List_Iterator#(T) first,
last );
    extern function void swap( List#(T) lst );
    extern function void clear();
    extern function void purge();
endclass
```

List_Iterator Methods

The List_Iterator class provides methods to iterate over the elements of lists. These methods are described in “[Next\(\)](#)” on page 1037 through “[Data\(\)](#)” on page 1038.

Next()

```
function void next();
```

The `next()` method changes the iterator so that it refers to the next element in the list.

Prev()

```
function void prev();
```

The `prev()` method changes the iterator so that it refers to the previous element in the list.

Eq()

```
function int eq( List_Iterator#(T) iter );
```

The `eq()` method compares two iterators and returns 1 if both iterators refer to the same list element. Otherwise, it returns 0.

```
if( i1.eq(i2) ) $display("both iterators refer to the same element");
```

Neq()

```
function int neq( List_Iterator#(T) iter );
```

The `neq()` method is the negation of `eq()`; it compares two iterators and returns 0 if both iterators refer to the same list element. Otherwise, it returns 1.

Data()

```
function T data();
```

The `data()` method returns the data stored in the element at the given iterator location.

List Methods

The List class provides methods to query the size of the list; obtain iterators to the head or tail of the list; retrieve the data stored in the list; and methods to add, remove, and reorder the elements of the list.

Size()

```
function int size();
```

The `size()` method returns the number of elements stored in the list.

```
while ( list1.size > 0 ) begin
    // loop while still elements in the list
    ...
end
```

Empty()

```
function int empty();
```

The `empty()` method returns 1 if the number elements stored in the list is zero and 0 otherwise.

```
if ( list1.empty )
    $display( "list is empty" );
```

Push_front()

```
function void push_front( T value );
```

The `push_front()` method inserts the specified value at the front of the list.

```
List#(int) numbers;
numbers.push_front(10);
numbers.push_front(5); // numbers contains { 5 , 10 }
```

Push_back()

```
function void push_back( T value );
```

The `push_back()` method inserts the specified value at the end of the list.

```
List#(string) names;
names.push_back("Donald");
names.push_back("Mickey");
// names contains { "Donald", "Mickey" }
```

Front()

```
function T front();
```

The `front()` method returns the data stored in the first element of the list (valid only if the list is not empty).

Back()

```
function T back();
```

The `back()` method returns the data stored in the last element of the list (valid only if the list is not empty).

```
List#(int) numbers;  
numbers.push_front(3);  
numbers.push_front(2);  
numbers.push_front(1);  
$display( numbers.front, numbers.back ); // displays 1 3
```

Pop_front()

```
function void pop_front();
```

The `pop_front()` method removes the first element of the list. If the list is empty, this method is illegal and can generate an error.

Pop_back()

```
function void pop_back();
```

The `pop_back()` method removes the last element of the list. If the list is empty, this method is illegal and can generate an error.

```
while ( lp.size > 1 ) begin
```

```
// remove all but the center element from an odd-sized list lp
    lp.pop_front();
    lp.pop_back();
end
```

Start()

```
function List_Iterator#(T) start();
```

The `start()` method returns an iterator to the position of the first element in the list.

Finish()

```
function List_Iterator#(T) finish();
```

The `finish()` method returns an iterator to a position just past the last element in the list. The last element in the list can be accessed using `finish.prev`.

```
List#(int) lst;
// display contents of list lst in position order
for ( List_Iterator#(int) p = lst.start; p.neq(lst.finish);
      p.next )
    $display( p.data );
```

Insert()

```
function void insert( List_Iterator#(T) position, T value
);
```

The `insert()` method inserts the given data (`value`) into the list at the position specified by the iterator (before the element, if any, that was previously at the iterator's position). If the iterator is not a valid position within the list, then this operation is illegal and can generate an error.

```

function void add_sort( List#(byte) L, byte value );
    for ( List _Iterator#(byte) p = L.start; p.neq(L.finish)
; p.next )
        unique case (1)
            p.data < value : continue ;
            p.data == value : return ;
            p.data > value : break ;
        endcase
    lst.insert( p, value ); // Add to sorted list (ascending
order)
endfunction: add_sort

```

Insert_range()

```

function void insert_range( List_Iterator#(T) position,
first, last );

```

The `insert_range()` method inserts the elements contained in the list range specified by the iterators `first` and `last` at the specified list position (before the element, if any, that was previously at the `position` iterator). All the elements from `first` up to, but not including, `last` are inserted into the list. If the `last` iterator refers to an element before the `first` iterator, the range wraps around the end of the list. The range iterators can specify a range either in another list or in the same list as being inserted.

If the `position` iterator is not a valid position within the list or if the range iterators are invalid (i.e., they refer to different lists or to invalid positions), then this operation is illegal and can generate an error.

Erase()

```

function void erase( List_Iterator#(T) position );

```

The `erase()` method removes from the list the element at the specified position. After `erase()` returns, the position iterator becomes invalid.

```
list1.erase( list1.start ); // same as pop_front
```

If the position iterator is not a valid position within the list, this operation is illegal and can generate an error.

Erase_range()

```
function void erase_range(List_Iterator#(T) first, last);
```

The `erase_range()` method removes from a list the range of elements specified by the first and last iterators. This operation removes elements from the first iterator's position up to, but not including, the last iterator's position. If the last iterator refers to an element before the first iterator, the range wraps around the end of the list.

```
list1.erase_range( list1.start, list1.finish );  
// Remove all elements from list1
```

If the range iterators are invalid (i.e., they refer to different lists or to invalid positions), then this operation is illegal and can generate an error.

Set()

```
function void set( List_Iterator#(T) first, last);
```

The `set()` method assigns to the list object the elements that lie in the range specified by the first and last iterators. After this method returns, the modified list shall have a size equal to the range specified by first and last. This method copies the data from the first

iterator's position up to, but not including, the last iterator's position. If the last iterator refers to an element before the first iterator, the range wraps around the end of the list.

```
list2.set( list1.start, list2.finish );  
// list2 is a copy of list1
```

If the range iterators are invalid (i.e., they refer to different lists or to invalid positions), then this operation is illegal and can generate an error.

Swap()

```
function void swap( List#(T) lst );
```

The `swap()` method exchanges the contents of two equal-size lists.

```
list1.swap( list2 );  
// swap the contents of list1 to list2 and vice versa
```

Swapping a list with itself has no effect. If the lists are of different sizes, this method can issue a warning.

Clear()

```
function void clear();
```

The `clear()` method removes all the elements from a list, but not the list itself (i.e., the list header itself).

```
list1.clear(); // list1 becomes empty
```

Purge()

```
function void purge();
```

The `purge()` method removes all the list elements (as in `clear`) and the list itself. This accomplishes the same effect as assigning `null` to the list. A purged list must be recreated using `new` before it can be used again.

```
list1.purge(); // same as list1 = null
```


E

Formal Semantics of Concurrent Assertions

This annex presents a formal semantics for SystemVerilog concurrent assertions. Immediate assertions and coverage statements are not discussed here. Throughout this annex, “assertion” is used to mean “concurrent assertion”. The semantics is defined by a relation that determines when a finite or infinite word (i.e., trace) satisfies an assertion. Intuitively, such a word represents a sequence of valuations of SystemVerilog variables sampled at the finest relevant granularity of time (e.g., at the granularity of simulator cycles). The process by which such words are produced is closely related to the SystemVerilog scheduling semantics and is not defined here. In this annex, words are assumed to be sequences of elements, each element being either a set of atomic propositions or one of two special symbols used as placeholders when extending finite words. The atomic propositions are not further defined. The meaning of satisfaction of a SystemVerilog boolean expression by a set of atomic propositions is assumed to be understood.

The semantics is based on an abstract syntax for SystemVerilog assertions. There are several advantages to using the abstract syntax rather than the full SystemVerilog assertions BNF.

- The abstract syntax facilitates separation of derived operators from basic operators. The satisfaction relation is defined explicitly only for assertions built from basic operators.
- The abstract syntax avoids reliance on operator precedence, associativity, and auxiliary rules for resolving syntactic and semantic ambiguities.
- The abstract syntax simplifies the assertion language by eliminating some features that tend to encumber the definition of the formal semantics.
 - The abstract syntax eliminates local variable declarations. The semantics of local variables is written with implicit types.
 - The abstract syntax eliminates instantiation of sequences and properties. The semantics of an assertion with an instance of a sequence or nonrecursive property is the same as the semantics of a related assertion obtained by replacing the sequence or nonrecursive property instance with an explicitly written sequence or property. The explicit sequence or property is obtained from the body of the associated declaration by substituting actual arguments for formal arguments. A separate subclause defines the semantics of instances of recursive properties in terms of the semantics of instances of nonrecursive properties.
 - The abstract syntax does not allow implicit clocks. Clocking event controls must be applied explicitly in the abstract syntax.

- The abstract syntax does not allow explicit procedural enabling conditions for assertions. Procedural enabling conditions are utilized in the semantics definition (see “[Integral Types](#)” on page [65](#)), but the method for extracting such conditions is not defined in this annex.
- The abstract syntax eliminates the distinction between *property_expr* and *property_spec* from the full BNF. Without the distinction, **disable iff** is a general, nestable property-building operator, while in the full BNF **disable iff** can be attached only at the top level of a property. Semantically, there is no need for this restriction on the placement of **disable iff**. The abstract syntax thus eliminates an unnecessary semantic layer while maintaining the simple inductive form for the definition of the semantics of properties. As a result, semantics is given for some properties that do not correspond to forms from the full BNF, but this does not degrade the definitions for the properties that do correspond to forms from the full BNF.

In order to use this annex to determine the semantics of a SystemVerilog assertion, the assertion must first be transformed into an enabling condition together with an assertion in the abstract syntax. For assertions that do not involve recursive properties, this transformation involves eliminating sequence and nonrecursive property instances by substitution, eliminating local variable declarations, introducing parentheses, determining the enabling condition, determining implicit or inferred clocking event controls, and eliminating redundant clocking event controls. For example, the following SystemVerilog assertion

```
sequence s(x,y) ; x ##1 y; endsequence
sequence t(z) ; @ (c) z[*1:2] ##1 B; endsequence
always @ (c) if (b) assert property (s(A,B) |=> t(A)) ;
```

is transformed into the enabling condition “*b*” together with the assertion

```
always @(c) assert property ((A ##1 B) | => (A [*1:2] ##1 B))  
in the abstract syntax.
```

If the SystemVerilog assertion involves instances of recursive properties, then the transformation replaces these instances with placeholder functions of the actual arguments. The semantics of an instance of a recursive property is defined in terms of associated nonrecursive properties in “[Recursive Properties](#)” on page 1068. Once the semantics of the recursive property instances is understood, the placeholder functions are treated as properties with this semantics. Then the ordinary definitions can be applied to the transformed assertion in the abstract syntax together with placeholder functions.

Abstract Syntax

Abstract Grammars

In the following abstract grammars, *b* denotes a boolean expression, *v* denotes a local variable name, and *e* denotes an expression.

The abstract grammar for unclocked sequences is

```
R ::= b           // "boolean expression" form  
    | ( 1, v=e ) // "local variable sampling" form  
    | ( R )       // "parenthesis" form  
    | ( R ##1 R ) // "concatenation" form  
    | ( R ##0 R ) // "fusion" form  
    | ( R or R )  // "or" form  
    | ( R intersect R ) // "intersect" form  
    | first_match ( R ) // "first match" form  
    | R [ *0 ]        // "null repetition" form  
    | R [ *1:$ ]      // "unbounded repetition" form
```

The abstract grammar for clocked sequences is

```
S ::= @(b) R           // "clock" form
    | ( S )             // "parenthesized" form
    | ( S ##1 S )     // "concatenation" form
```

The abstract grammar for unclocked properties is

```
P ::= R                 // "sequence" form
      | ( P )           // "parenthesis" form
      | not P         // "negation" form
      | ( P or P )   // "or" form
      | ( P and P )  // "and" form
      | ( R |-> P )  // "implication" form
      | disable iff ( b ) P // "reset" form
```

Each instance of *R* in this production must be a nondegenerate unclocked sequence. In the “sequence” form, *R* must not be tightly satisfied by the empty word. See “[Tight Satisfaction without Local Variables](#)” on page 1057 and “[Tight Satisfaction with Local Variables](#)” on page 1063 for the definitions of nondegeneracy and tight satisfaction.

The abstract grammar for clocked properties is

```
Q ::= @(b) P           // "clock" form
      | S                 // "sequence" form
      | ( Q )             // "parenthesis" form
      | not Q           // "negation" form
      | ( Q or Q )   // "or" form
      | ( Q and Q )  // "and" form
      | ( S |-> Q )  // "implication" form
      | disable iff ( b ) Q // "reset" form
```

Each instance of *S* in this production must be a nondegenerate clocked sequence. In the “sequence” form, *S* must not be tightly satisfied by the empty word. See “[Tight Satisfaction without Local](#)

[Variables](#) on page 1057 and [“Tight Satisfaction with Local Variables” on page 1063](#) for the definitions of nondegeneracy and tight satisfaction.

The abstract grammar for assertions is

```
A ::= always assert property Q // "always" form
    | always @( b ) assert property P
// "always with clock" form
    | initial assert property Q // "initial" form
    | initial @( b ) assert property P
// "initial with clock" form
```

Notations

In [“Derived Forms” on page 1052](#), the following notational conventions will be used: b and c denote boolean expressions; v denotes a local variable name; e denotes an expression; R , R_1 , and R_2 denote unclocked sequences; S , S_1 , and S_2 denote clocked sequences; P , P_1 , and P_2 denote unclocked properties; Q denotes a clocked property; A denotes an assertion; i , j , k , m , and n denote non-negative integer constants.

Derived Forms

Internal parentheses are omitted in compositions of the (associative) operators `##1` and `or`.

Derived Nonoverlapping Implication Operator

- $(R_1 \mid= P) \equiv ((R_1 \#1 1) \mid\rightarrow P)$.
- $(S_1 \mid= Q) \equiv ((S_1 \#1 @(1) 1) \mid\rightarrow Q)$.

Derived Consecutive Repetition Operators

- Let $m > 0$. $R[*m] \equiv (R \# \# 1 R \# \# 1 \cdots \# \# 1 R) // m$ copies of R .
- $R[*0:$] \equiv (R[*0], \text{or } R[*1:$])$.
- Let $m \leq n$. $R[*m:n] \equiv (R[*m] \text{ or } R[*m+1] \text{ or } \cdots \text{ or } R[*n])$.
- Let $m > 1$. $R[*m:$] \equiv (R[*m-1] \# \# 1 R[*1:$])$.

Derived Delay and Concatenation Operators

Let $m \leq n$.

- $(\# \# [m:n] R) \equiv (1[*m:n] \# \# 1 R)$.
- $(\# \# [m:$] R) \equiv (1[*m:$] \# \# 1 R)$.
- $(\# \# m R) \equiv (1[*m] \# \# 1 R)$.
- Let $m > 0$. $(R_1 \# \# [m:n] R_2) \equiv (R_1 \# \# 1 1[*m-1:n-1] \# \# 1 R_2)$.
- Let $m > 0$. $(R_1 \# \# [m:$] R_2) \equiv (R_1 \# \# 1 1[*m-1:$] \# \# 1 R_2)$.
- Let $m > 1$. $(R_1 \# \# m R_2) \equiv (R_1 \# \# 1 1[*m-1] \# \# 1 R_2)$.
- $(R_1 \# \# [0:0] R_2) \equiv (R_1 \# \# 0 R_2)$.
- Let $n > 0$. $(R_1 \# \# [0:n] R_2) \equiv ((R_1 \# \# 0 R_2) \text{ or } (R_1 \# \# [1:n] R_2))$.
- $(R_1 \# \# [0:$] R_2) \equiv ((R_1 \# \# 0 R_2) \text{ or } (R_1 \# \# [1:$] R_2))$.

Derived Nonconsecutive Repetition Operators

Let $m \leq n$.

- $b [\rightarrow m : n] \equiv (!b [^*_{0:$} \ ##1\ b) [*m:n] .$
- $b [\rightarrow m : $] \equiv (!b [^*_{0:$} \ ##1\ b) [*m:$] .$
- $b [\rightarrow m] \equiv (!b [^*_{0:$} \ ##1\ b) [*m] .$
- $b [= m : n] \equiv (b [\rightarrow m : n] \ ##1\ !b [*0:$]) .$
- $b [= m : $] \equiv (b [\rightarrow m : $] \ ##1\ !b [*0:$]) .$
- $b [= m] \equiv (b [\rightarrow m] \ ##1\ !b [*0:$]) .$

Other Derived Operators

- $(R_1 \text{ and } R_2)$
 $\equiv (((R_1 \ ##1\ 1[*0:$]) \text{ intersect } R_2) \text{ or } (R_1 \text{ intersect } (R_2 \ ##1\ 1[*0:$]))) .$
- $(R_1 \text{ within } R_2) \equiv ((1[*0:$] \ ##1\ R_1 \ ##1\ 1[*0:$]) \text{ intersect } R_2) .$
- $(b \text{ throughout } R) \equiv ((b [*0:$]) \text{ intersect } R) .$
- $(R, v = e) \equiv (R \ ##0\ (1, v = e)) .$
- $(R, v_1 = e_1, \dots, v_k = e_k) \equiv ((R, v_1 = e_1) \ ##0\ (1, v_2 = e_2, \dots, v_k = e_k)) \text{ for } k > 1$
- $(\text{if } (b) P) \equiv (b | \rightarrow P)$
- $(\text{if } (b) P_1 \text{ else } P_2) \equiv ((b | \rightarrow P_1) \text{ and } (!b | \rightarrow P_2))$

Semantics

Let \mathbf{P} be the set of atomic propositions.

The semantics of assertions and properties is defined via a relation of satisfaction by empty, finite, and infinite words over the alphabet $\Sigma = 2^P \cup \{\top, \perp\}$. Such a word is an empty, finite, or infinite sequence of elements of Σ . The number of elements in the sequence is called the *length* of the word, and the length of word w is denoted $|w|$, where $|w|$ is either a non-negative integer or infinity.

The sequence elements of a word are called its *letters* and are assumed to be indexed consecutively beginning at zero. If $|w| > 0$, then the first letter of w is denoted w^0 ; if $|w| > 1$, then the second letter of w is denoted w^1 ; and so forth. $w^{i..}$ denotes the word obtained from w by deleting its first i letters. If $i < |w|$, then $w^{i..} = w^i w^{i+1} \dots$. If $i \geq |w|$, then $w^{i..}$ is empty.

If $i \leq j$, then $w^{i..j}$ denotes the finite word obtained from w by deleting its first i letters and also deleting all letters after its $(j+1)$ st. If $i \leq j < |w|$, then $w^{i..j} = w^i w^{i+1} \dots w^j$.

If w is a word over Σ , define \bar{w} to be the word obtained from w by interchanging \top with \perp . More precisely, $\bar{w}^i = \top$ if $w^i = \perp$; $\bar{w}^i = \perp$ if $w^i = \top$; and $\bar{w}^i = w^i$ if w^i is an element in 2^P .

The semantics of clocked sequences and properties is defined in terms of the semantics of unclocked sequences and properties. See “[Rewrite Rules for Clocks](#)” on page 1056.

It is assumed that the satisfaction relation $\zeta \models b$ is defined for elements ζ in 2^P and boolean expressions b . For any boolean expression b , define

$$\top \models b \quad \text{and} \quad \perp \not\models b .$$

Rewrite Rules for Clocks

The semantics of clocked sequences and properties is defined in terms of the semantics of unclocked sequences and properties. The following rewrite rules define the transformation of a clocked sequence or property into an unclocked version that is equivalent for the purposes of defining the satisfaction relation. In this transformation, it is required that the conditions in event controls not be dependent upon any local variables.

- $\text{@}(c) b \xrightarrow{} (\text{!}c [*0:$] \##1 c \& b) .$
- $\text{@}(c) (1, v = e) \xrightarrow{} (\text{@}(c) 1 \##0 (1, v = e)) .$
- $\text{@}(c) (P) \xrightarrow{} (\text{@}(c) P) .$
- $\text{@}(c) (R_1 \##1 R_2) \xrightarrow{} (\text{@}(c) R_1 \##1 \text{@}(c) R_2) .$
- $\text{@}(c) (R_1 \##0 R_2) \xrightarrow{} (\text{@}(c) R_1 \##0 \text{@}(c) R_2) .$
- $\text{@}(c) (R_1 \text{ or } R_2) \xrightarrow{} (\text{@}(c) R_1 \text{ or } \text{@}(c) R_2) .$
- $\text{@}(c) (R_1 \text{ intersect } R_2) \xrightarrow{} (\text{@}(c) R_1 \text{ intersect } \text{@}(c) R_2) .$
- $\text{@}(c) \text{ first_match } (R) \xrightarrow{} \text{first_match } (\text{@}(c) R) .$
- $\text{@}(c) R [*0] \xrightarrow{} (\text{@}(c) R) [*0] .$
- $\text{@}(c) R [*1:$] \xrightarrow{} (\text{@}(c) R) [*1:$] .$
- $\text{@}(c) \text{ disable iff } (b) P \xrightarrow{} \text{disable iff } (b) \text{@}(c) P .$
- $\text{@}(c) \text{ not } P \xrightarrow{} \text{not } \text{@}(c) P .$
- $\text{@}(c) (R | -> P) \xrightarrow{} (\text{@}(c) R | -> \text{@}(c) P) .$

- $\text{@}(c) (P_1 \text{ or } P_2) \longmapsto (\text{@}(c) P_1 \text{ or } \text{@}(c) P_2)$.
 - $\text{@}(c) (P_1 \text{ and } P_2) \longmapsto (\text{@}(c) P_1 \text{ and } \text{@}(c) P_2)$.
-

Tight Satisfaction without Local Variables

Tight satisfaction is denoted by \models . For unclocked sequences without local variables, tight satisfaction is defined as follows: w , x , y , and z denote finite words over Σ .

- $w \models b$ iff $|w| = 1$ and $w^0 \models b$.
- $w \models (R)$ iff $w \models R$.
- $w \models (R_1 \#\#_1 R_2)$ iff there exist x, y so that $w = xy$ and $x \models R_1$ and $y \models R_2$.
- $w \models (R_1 \#\#_0 R_2)$ iff there exist x, y, z so that $w = xyz$ and $|y| = 1$, and $xy \models R_1$ and $yz \models R_2$.
- $w \models (R_1 \text{ or } R_2)$ iff either $w \models R_1$ or $w \models R_2$.
- $w \models (R_1 \text{ intersect } R_2)$ iff both $w \models R_1$ and $w \models R_2$.
- $w \models \text{first_match}(R)$ iff both
 - $w \models R$ and
 - if there exist x, y so that $w = xy$ and $\bar{x} \models R$, then y is empty.
- $w \models R^{[*0]}$ iff $|w| = 0$.
- $w \models R^{[*1:$]}$ iff there exist words w_1, w_2, \dots, w_j ($j \geq 1$) so that $w = w_1 w_2 \dots w_j$ and for every i so that $1 \leq i \leq j$, $w_i \models R$.

If s is a clocked sequence, then $w \sqsubseteq s$ iff $w \sqsubseteq s'$, where s' is the unclocked sequence that results from s by applying the rewrite rules.

An unclocked sequence R is nondegenerate iff there exists a nonempty finite word w over Σ so that $w \sqsubseteq R$. A clocked sequence S is nondegenerate iff the unclocked sequence s' that results from S by applying the rewrite rules is nondegenerate.

Satisfaction without Local Variables

Neutral Satisfaction

w denotes a nonempty finite or infinite word over Σ . Assume that all properties, sequences, and unclocked property fragments do not involve local variables.

Neutral satisfaction of assertions is as follows:

For the definition of neutral satisfaction of assertions, b denotes the boolean expression representing the enabling condition for the assertion. Intuitively, b is derived from the conditions in the context of a procedural assertion, while b is “ $_1$ ” for a declarative assertion.

- $w, b \models \text{always } @c \text{ assert property } P$ iff for every $0 \leq i < |w|$ so that $\bar{w}^i \models c$ and $\bar{w}^i \models b$, $w^{i..} \models @c P$.
- $w, b \models \text{always assert property } Q$ iff for every $0 \leq i < |w|$, if $\bar{w}^i \models b$ then $w^{i..} \models Q$.
- $w, b \models \text{initial } @c \text{ assert property } P$ iff for every $0 \leq i < |w|$ so that $\bar{w}^{0..i} \models !c [*0:$] ##1 c$ and $\bar{w}^i \models b$, $w^{i..} \models @c P$.

- $w, b \models \text{initial assert property } Q \text{ iff } (\text{if } \bar{w}^0 \models b \text{ then } w \models Q).$

Neutral satisfaction of properties is as follows:

- $w \models (P) \text{ iff } w \models P.$
- $w \models Q \text{ iff } w \models Q'$, where Q' is the unclocked property that results from Q by applying the rewrite rules.
- $w \models \text{disable iff } (b) P \text{ iff either } w \models P \text{ or there exists } 0 \leq k < |w| \text{ so that } w^k \models b \text{ and } w^{0, k-1}T^\omega \models P.$ Here, $w^{0, -1}$ denotes the empty word.
- $w \models \text{not } P \text{ iff } \bar{w} \not\models P.$
- $w \models R \text{ iff there exists } 0 \leq j < |w| \text{ so that } w^{0, j} \models R.$
- $w \models (R \mid\rightarrow P) \text{ iff for every } 0 \leq j < |w| \text{ so that } \bar{w}^{0, j} \models R, w^{j, \infty} \models P.$
- $w \models (P_1 \text{ or } P_2) \text{ iff } w \models P_1 \text{ or } w \models P_2.$
- $w \models (P_1 \text{ and } P_2) \text{ iff } w \models P_1 \text{ and } w \models P_2.$

Remark: Because w is nonempty, it can be proved that $w \models \text{not } b \text{ iff } w \models !b$.

Weak and Strong Satisfaction by Finite Words

This subclause defines weak and strong satisfaction, denoted \models^- and \models^+ (respectively) of an assertion A by a finite (possibly empty) word w over Σ . These relations are defined in terms of the relation of neutral satisfaction by infinite words as follows:

- $w \models^- A \text{ iff } w T^\omega \models A.$

- $w \models^+ A$ iff $w\perp^\omega \models A$.

A tool checking for satisfaction of A by the finite word w should return the following:

- “Holds strongly” if $w \models^+ A$.
 - “Fails” if $w \not\models^- A$.
 - “Holds (but does not hold strongly)” if $w \models A$ and $w \not\models^+ A$.
 - “Pending” if $w \models^- A$ and $w \not\models A$.
-

Local Variable Flow

This subclause defines inductively how local variable names flow through unclocked sequences. Below, “ \cup ” denotes set union, “ \cap ” denotes set intersection, “ $-$ ” denotes set difference, and “ $\{\}$ ” denotes the empty set.

The function “*sample*” takes a sequence as input and returns a set of local variable names as output. Intuitively, this function returns the set of local variable names that are sampled (i.e., assigned) in the sequence.

The function “*block*” takes a sequence as input and returns a set of local variable names as output. Intuitively, this function returns the set of local variable names that are blocked from flowing out of the sequence.

The function “*flow*” takes a set x of local variable names and a sequence as input and returns a set of local variable names as output. Intuitively, this function returns the set of local variable names that flow out of the sequence given the set x of local variable names that flow into the sequence.

The function “*sample*” is defined by

- $\text{sample} (b) = \{\} .$
- $\text{sample} ((_1, \ v = e)) = \{v\} .$
- $\text{sample} ((R)) = \text{sample}(R) .$
- $\text{sample} ((R_1 \ \#\#_1 \ R_2)) = \text{sample}(R_1) \cup \text{sample}(R_2) .$
- $\text{sample} ((R_1 \ \#\#_0 \ R_2)) = \text{sample}(R_1) \cup \text{sample}(R_2) .$
- $\text{sample} ((R_1 \ \text{or} \ R_2)) = \text{sample}(R_1) \cup \text{sample}(R_2) .$
- $\text{sample} ((R_1 \ \text{intersect} \ R_2)) = \text{sample}(R_1) \cup \text{sample}(R_2) .$
- $\text{sample} (\text{first_match}(R)) = \text{sample}(R) .$
- $\text{sample}(R^{[*_0]}) = \{\} .$
- $\text{sample}(R^{[*_1:$]}) = \text{sample}(R) .$

The function “*block*” is defined by

- $\text{block}(b) = \{\} .$
- $\text{block}((_1, \ v = e)) = \{\} .$
- $\text{block}((R)) = \text{block}(R) .$
- $\text{block}((R_1 \ \#\#_1 \ R_2)) = (\text{block}(R_1) - \text{flow}(\{\}, R_2)) \cup \text{block}(R_2) .$
- $\text{block}((R_1 \ \#\#_0 \ R_2)) = (\text{block}(R_1) - \text{flow}(\{\}, R_2)) \cup \text{block}(R_2) .$

- $\text{block}((R_1 \text{ or } R_2)) = \text{block}(R_1) \cup \text{block}(R_2)$.
- $\text{block}((R_1 \text{ intersect } R_2)) = \text{block}(R_1) \cup \text{block}(R_2) \cup (\text{sample}(R_1) \cap \text{sample}(R_2))$.
- $\text{block}(\text{first_match}(R)) = \text{block}(R)$.
- $\text{block}(R^{[*0]}) = \{\}$.
- $\text{block}(R^{[*1:$]}) = \text{block}(R)$.

The function “*flow*” is defined by

- $\text{flow}(x, b) = x$.
- $\text{flow}(x, (1, v = e)) = x \cup \{v\}$.
- $\text{flow}(x, (R)) = \text{flow}(x, R)$.
- $\text{flow}(x, (R_1 \#\#^1 R_2)) = \text{flow}(\text{flow}(x, R_1), R_2)$.
- $\text{flow}(x, (R_1 \#\#^0 R_2)) = \text{flow}(\text{flow}(x, R_1), R_2)$.
- $\text{flow}(x, (R_1 \text{ or } R_2)) = \text{flow}(x, R_1) \sqcup \text{flow}(x, R_2)$.
- $\text{flow}(x, (R_1 \text{ intersect } R_2)) = (\text{flow}(x, R_1) \cup \text{flow}(x, R_2)) - \text{block}((R_1 \text{ intersect } R_2))$.
- $\text{flow}(x, \text{first_match}(R)) = \text{flow}(x, R)$.
- $\text{flow}(x, R^{[*0]}) = x$.
- $\text{flow}(x, R^{[*1:$]}) = \text{flow}(x, R)$.

Remark: It can be proved that $\text{flow}(x, R) = (x \cup \text{flow}(\{\}, R)) - \text{block}(R)$. It follows that $\text{flow}(\{\}, R)$ and $\text{block}(R)$ are disjoint. It can also be proved that $\text{flow}(\{\}, R)$ is a subset of $\text{sample}(R)$.

Tight Satisfaction with Local Variables

A local variable context is a function that assigns values to local variable names. If L is a local variable context, then $\text{dom}(L)$ denotes the set of local variable names that are in the domain of L . If $D \subseteq \text{dom}(L)$, then $L|_D$ means the local variable context obtained from L by restricting its domain to D .

In the presence of local variables, tight satisfaction is a four-way relation defining when a finite word w over the alphabet Σ together with an input local variable context L_0 satisfies an unclocked sequence R and yields an output local variable context L_1 . This relation is denoted

$$w, L_0, L_1 \models R .$$

and is defined below. It can be proved that the definition guarantees that $w, L_0, L_1 \models R$ implies $\text{dom}(L_1) = \text{flow}(\text{dom}(L_0), R)$.

- $w, L_0, L_1 \models (v = e)$ iff $|w| = 1$ and $w^0 \models v$ and $L_1 = \{(v, e[L_0, w^0])\} \cup L_0|_{D_e}$, where $e[L_0, w^0]$ denotes the value obtained from e by evaluating first according to L_0 and second according to w^0 and $D = \text{dom}(L_0) - \{v\}$. In case $w^0 \in \{\top, \perp\}$, $e[L_0, \top]$ and $e[L_0, \perp]$ can be any constant values of the type of e .
- $w, L_0, L_1 \models b$ iff $|w| = 1$ and $w^0 \models b[L_0]$ and $L_1 = L_0$. Here $b[L_0]$ denotes the expression obtained from b by substituting values from L_0 .
- $w, L_0, L_1 \models (R)$ iff $w, L_0, L_1 \models R$.
- $w, L_0, L_1 \models (R_1 \#\#_1 R_2)$ iff there exist x, y, L' so that $w = xy$ and $x, L_0, L' \models R_1$ and $y, L', L_1 \models R_2$.

- $w, L_0, L_1 \models (R_1 \# \#^0 R_2)$ iff there exist x, y, z, L' so that $w = xyz$ and $|y| = 1$, and $xy, L_0, L' \models R_1$ and $yz, L', L_1 \models R_2$.
- $w, L_0, L_1 \models (R_1 \text{ or } R_2)$ iff there exists L' so that both of the following hold:
 - Either $w, L_0, L' \models R_1$ or $w, L_0, L' \models R_2$, and
 - $L_1 = L'|_D$, where $D = \text{flow}(\text{dom}(L_0), (R_1 \text{ or } R_2))$.
- $w, L_0, L_1 \models (R_1 \text{ intersect } R_2)$ iff there exist L', L'' so that $w, L_0, L' \models R_1$ and $w, L_0, L'' \models R_2$ and $L_1 = L'|_{D'} \cup L''|_{D''}$, where

$$D' = \text{flow}(\text{dom}(L_0), R_1) - (\text{block}((R_1 \text{ intersect } R_2)) \cup \text{sample}(R_2))$$

$$D'' = \text{flow}(\text{dom}(L_0), R_2) - (\text{block}((R_1 \text{ intersect } R_2)) \cup \text{sample}(R_1))$$

Remark: It can be proved that if $w, L_0, L' \models R_1$ and $w, L_0, L'' \models R_2$, then $L'|_{D'} \cup L''|_{D''}$ is a function.

- $w, L_0, L_1 \models \text{first_match}(R)$ iff both
 - $w, L_0, L_1 \models R$ and
 - If there exist x, y, L' so that $w = xy$ and $\bar{x}, L_0, L' \models R$, then y is empty.
- $w, L_0, L_1 \models R^{[*0]}$ iff $|w| = 0$ and $L_1 = L_0$.
- $w, L_0, L_1 \models R^{[*1:$]}$ iff there exist $L_{(0)} = L_0, w_1, L_{(1)}, w_2, L_{(2)}, \dots, w_j, L_{(j)} = L_1$ ($j \geq 1$) so that $w = w_1 w_2 \dots w_j$ and for every i so that $1 \leq i \leq j$, $w_i, L_{(i-1)}, L_{(i)} \models R$.

If s is a clocked sequence, then $w, L_0, L_1 \models s$ iff $w, L_0, L_1 \models s'$, where s' is the unclocked sequence that results from s by applying the rewrite rules.

An unclocked sequence R is nondegenerate iff there exist a nonempty finite word w over Σ and local variable contexts L_0, L_1 so that $w, L_0, L_1 \models R$. A clocked sequence s is nondegenerate iff the unclocked sequence s' that results from s by applying the rewrite rules is nondegenerate.

Satisfaction with Local Variables

Neutral Satisfaction

w denotes a nonempty finite or infinite word over Σ . L_0 and L_1 denote local variable contexts.

The rules defining neutral satisfaction of an assertion are identical to those without local variables, but with the understanding that the underlying properties can have local variables.

Neutral satisfaction of properties is as follows:

- $w \models Q$ iff $w, \{\} \models Q$.
- $w, L_0 \models Q$ iff $w, L_0 \models Q'$, where Q' is the unclocked property that results from Q by applying the rewrite rules.
- $w, L_0 \models \text{disable iff } (b) P$ iff either $w, L_0 \models P$ or there exists $0 \leq k < |w|$ so that $w^k \models b$ and $w^{0, k-1} T^\omega, L_0 \models P$. Here, $w^{0, -1}$ denotes the empty word.
- $w, L_0 \models \text{not } P$ iff $\neg_{w, L_0} \models P$.
- $w, L_0 \models R$ iff there exist $0 \leq j < |w|$ and L_1 so that $w^{0, j}, L_0, L_1 \models R$.

- $w, L_0 \models (R \dashv\rightarrow P)$ iff for every $0 \leq j < |w|$ and L_1 so that $\bar{w}^{0,j}, L_0, L_1 \models R, w^j, L_1 \models P$.
- $w, L_0 \models (P)$ iff $w, L_0 \models P$.
- $w, L_0 \models (P_1 \text{ or } P_2)$ iff $w, L_0 \models P_1$ or $w, L_0 \models P_2$.
- $w, L_0 \models (P_1 \text{ and } P_2)$ iff $w, L_0 \models P_1$ and $w, L_0 \models P_2$.

Weak and Strong Satisfaction by Finite Words

The definition is identical to that without local variables, but with the understanding that the underlying properties can have local variables.

Extended Expressions

This subclause describes the semantics of several constructs that are used like expressions, but whose meaning at a point in a word can depend both on the letter at that point and on previous letters in the word. By abuse of notation, the meanings of these extended expressions are defined for letters denoted “ w ” even though they depend also on letters w^i for $i \leq j$. The reason for this abuse is to make clear the way these definitions should be used in combination with those in preceding subclauses.

Extended Booleans

w denotes a nonempty finite or infinite word over Σ , j denotes an integer so that $0 \leq j < |w|$, and $\tau(V)$ denotes an instance of a clocked or unclocked sequence that is passed the local variables V as actual arguments.

- $w^j, L_0, L_1 \models \tau(V)_{\text{ended}}$ iff there exist $0 \leq i \leq j$ and L so that both $w^{i,j}, \{\}, L \models \tau(V)$ and $L_1 = L_0 |_D \cup L_V$, where $D = \text{dom}(L_0) - (\text{dom}(L) \cap V)$.
- $w^j, L_0, L_1 \models @(\mathbf{c}) (\tau(V)_{\text{matched}})$ iff there exists $0 \leq i < j$ so that $w^i, L_0, L_1 \models \tau(V)_{\text{ended}}$ and $w^{i+1,j}, \{\}, \{\} \models (!c [*0:$] \#\#1 c)$.
- $w^j \models @(\mathbf{c}) \$\text{stable}(\mathbf{e})$ iff there exists $0 \leq i < j$ so that $w^{i,j}, \{\}, \{\} \models (c \#\#1 c [->1])$ and $e[w^i] = e[w^j]$.
- $w^j \models @(\mathbf{c}) \$\text{rose}(\mathbf{e})$ iff $b[w^j] = 1$ and (if there exists $0 \leq i < j$ so that $w^{i,j}, \{\}, \{\} \models (c \#\#1 c [->1])$ then $b[w^i] \neq 1$), where b is the LSB of e .
- $w^j \models @(\mathbf{c}) \$\text{fell}(\mathbf{e})$ iff $b[w^j] = 0$ and (if there exists $0 \leq i < j$ so that $w^{i,j}, \{\}, \{\} \models (c \#\#1 c [->1])$ then $b[w^i] \neq 0$), where b is the LSB of e .

Past

w denotes a nonempty finite or infinite word over Σ , and j denotes an integer so that $0 \leq j < |w|$.

- Let $n \geq 1$. If there exist $0 \leq i < j$ so that $w^{i,j}, \{\}, \{\} \models (c \#\#1 c [->n-1])$, then $@(\mathbf{c}) \$\text{past}(\mathbf{e}, n)[w^j] = e[w^i]$. Otherwise, $@(\mathbf{c}) \$\text{past}(\mathbf{e}, n)[w^j]$ has the value x .
- $\$past(\mathbf{e}) \equiv \$past(\mathbf{e}, 1)$.

Recursive Properties

This subclause defines the neutral semantics of instances of recursive properties in terms of the neutral semantics of instances of nonrecursive properties. The latter can be expanded to properties in the abstract syntax by appropriate substitutions; therefore, their semantics is assumed to be understood.

Below are precise versions of the four restrictions given in “[Property Examples](#)” on page 554 and the precise definition of recursive property. The dependency digraph is the directed graph $\langle V, E \rangle$, where V is the set of all named properties and an order pair (p, q) is in E if, and only if, an instance of named property q appears in the declaration of named property p . For example, for the set of properties.

```
property p1(v);
    v |=> p2(p3());
endproperty

property p2(v);
    a or (1'b1 |=> v);
endproperty

property p3;
    p1(a && b);
endproperty
```

the dependency digraph is

$$\langle \{p1, p2, p3\}, \{(p1, p2), (p1, p3), (p3, p1)\} \rangle$$

A named property is recursive if it is in a nontrivial, strongly connected component of the dependency digraph. An instance of named property q is recursive if it is in the declaration of a named property p so that p and q are in the same nontrivial, strongly

connected component of the dependency digraph. Here, p and q need not be distinct properties. Define the weight of an instance of q in the declaration of p as the minimal number of time steps that are guaranteed from the beginning of the declaration of p until the instance of q. In the example above, the weights of $p_2(p_3())$ and of $p_3()$ in p_1 are both one. Define the weight of an edge (p, q) in the dependency digraph as the minimal weight among the weights of instances of q in the declaration of p.

The following are the restrictions over recursive properties:

- RESTRICTION 1: The negation operator `not` cannot be applied to any property expression that instantiates a property from which a recursive property can be reached in the dependency digraph.
- RESTRICTION 2: The operator `disable iff` cannot be used in the declaration of a recursive property.
- RESTRICTION 3: In every cycle of the dependency digraph, the sum of the weights of the edges must be positive.
- RESTRICTION 4: For every recursive instance of `q` in the declaration of `p`, each actual argument expression `e` of the instance satisfies at least one of the following conditions:
 - `e` is itself a formal argument of `p`.
 - No formal argument of `p` appears in `e`.
 - `e` is passed to a formal argument of `q` that is typed and the set of values for the type is bounded.

F

DPI C Layer

The SystemVerilog DPI allows direct inter-language function calls between SystemVerilog and any foreign programming language with a C function call protocol and linking model:

- Functions implemented in C and given import declarations in SystemVerilog can be called from SystemVerilog; such functions are referred to as *imported functions*.
- Functions implemented in SystemVerilog and specified in export declarations can be called from C; such functions are referred to as *exported functions*.
- Tasks implemented in SystemVerilog and specified in export declarations can be called from C; such functions are referred to as *exported tasks*.
- Functions implemented in C that can be called from SystemVerilog and can in turn call exported tasks; such functions are referred to as *imported tasks*.

The SystemVerilog DPI supports only SystemVerilog data types, which are the sole data types that can cross the boundary between SystemVerilog and a foreign language in either direction. On the other hand, the data types used in C code shall be C types; hence, the duality of types.

A value that is passed through the DPI is specified in SystemVerilog code as a value of SystemVerilog type, while the same value shall be specified in C code as a value of C type. Therefore, a pair of matching type definitions is required to pass a value through DPI: the SystemVerilog definition and the C definition.

It is the user's responsibility to provide these matching definitions. A tool (such as a SystemVerilog compiler) can facilitate this by generating C type definitions for the SystemVerilog definitions used in DPI for imported and exported functions.

Some SystemVerilog types are directly compatible with C types; defining a matching C type for them is straightforward. There are, however, SystemVerilog-specific types, namely packed types (arrays, structures, and unions), 2-state or 4-state, which have no natural correspondence in C. DPI defines a canonical representation of 4-state types that is exactly the same as the representation used by the VPI's avalue/bvalue representation of 4-state vectors. DPI defines a 2-state representation model that is consistent with the VPI 4-state model. DPI defines library functions to assist users in working with the canonical data representation.

The DPI C interface includes deprecated functions and definitions related to implementation-specific representation of packed array arguments. These functions are enabled by using the "DPI" specification string in import and export declarations (see "[Imported](#)

[“Tasks and Functions” on page 793](#)). Refer to [“SV3.1a-compatible Access to Packed Data \(Deprecated Functionality\)” on page 1167](#) for details on the deprecated functionality.

Formal arguments in SystemVerilog can be specified as open arrays solely in import declarations; exported SystemVerilog functions cannot have formal arguments specified as open arrays. A formal argument is an open array when a range of one or more of its dimensions is unspecified (denoted in SystemVerilog by using empty square brackets, `[]`). This corresponds to a relaxation of the DPI argument-matching rules (see [“Argument Passing” on page 808](#)). An actual argument shall match the corresponding formal argument regardless of the range(s) for its corresponding dimension(s), which facilitates writing generalized C code that can handle SystemVerilog arrays of different sizes.

The C layer of DPI basically uses normalized ranges. The term *normalized ranges* means `[n-1 : 0]` indexing for the packed part (packed arrays are restricted to one dimension) and `[0 : n-1]` indexing for a dimension in the unpacked part of an array.

Normalized ranges are used for the canonical representation of packed arrays in C and for SystemVerilog arrays passed as actual arguments to C, with the exception of actual arguments for open arrays. The elements of an open array can be accessed in C by using the same range of indices as defined in SystemVerilog for the actual argument for that open array and the same indexing as in SystemVerilog.

Function arguments are generally passed by some form of reference or by value. All formal arguments, except open arrays, are passed by direct reference or value, and, therefore, are directly accessible in C code. Only small values of SystemVerilog input arguments (see [“Input Arguments” on page 1134](#)) are passed by value. Formal

arguments declared in SystemVerilog as open arrays are passed by a handle (type `svOpenArrayHandle`) and are accessible via library functions. Array-querying functions are provided for open arrays.

The C layer of DPI defines a portable binary interface. Once DPI C code is compiled into object code, the resulting object code shall work without recompilation in any compliant SystemVerilog implementation.

One normative include file, `svdpi.h`, is provided as part of the DPI C layer. This file defines all basic types, the canonical 2-state and 4-state data representation, and all interface functions.

Naming Conventions

All names introduced by this interface shall conform to the following conventions:

- All names defined in this interface are prefixed with `sv` or `SV_`.
- Function and type names start with `sv`, followed by initially capitalized words with no separators, e.g., `svLogicVecVal`.
- Names of symbolic constants start with `sv_`, e.g., `sv_x`.
- Names of macro definitions start with `SV_`, followed by all uppercase words separated by a underscore (`_`), e.g., `SV_GET_UNSIGNED_BITS`.

Portability

DPI applications are always portable at the binary level. When compiled on a given platform, DPI object code shall work with every SystemVerilog simulator on that platform.

svdpi.h Include File

The C layer of the DPI defines include file svdpi.h.

Applications that use the DPI with C code usually need this main include file. The include file `svdpi.h` defines the types for canonical representation of 2-state (`bit`) and 4-state (`logic`) values and passing references to SystemVerilog data objects. The file also provides function headers and defines a number of helper macros and constants.

The `svdpi.h` file is fully defined in “[Include File svdpi.h](#) on page 1177”. The content of `svdpi.h` does not depend on any particular implementation; all simulators shall use the same file. For more details on `svdpi.h`, see “[Include File svdpi.h](#) on page 1147” and “[Include File svdpi.h](#) on page 1177”.

This file may also contain the deprecated functions and data representations described in “[SV3.1a-compatible Access to Packed Data \(Deprecated Functionality\)](#)” on page 1167. This section also describes the deprecated header `svdpi_src.h`, which defines the implementation-dependent representation of packed values.

Semantic Constraints

Note:

Constraints expressed here merely restate those expressed in “[Required Properties of Imported Tasks and Functions—Semantic Constraints](#)” on page 794.

Formal and actual arguments of both imported tasks or functions and exported tasks or functions are bound by the WYSIWYG principle: What You Specify Is What You Get. This principle is binding both for the caller and for the callee, in C code and in SystemVerilog code. For the callee, it guarantees the actual arguments are as specified for the formal ones. For the caller, it means the function call arguments shall conform with the types of the formal arguments, which might require type-coercion on the caller side.

Another way to state this is that no compiler (either C or SystemVerilog) can make argument coercions between a caller’s declared formals and the callee’s declared formals. This is because the callee’s formal arguments are declared in a different language from the caller’s formal arguments; hence there is no visible relationship between the two sets of formals. Users are expected to understand all argument relationships and provide properly matched types on both sides of the interface (see “[Duality of Types: SystemVerilog Types Versus C Types](#)” on page 1125).

In SystemVerilog code, the compiler can change the formal arguments of a native SystemVerilog task or function and modify its code accordingly because of optimizations, compiler pragmas, or command line switches. The situation is different for imported tasks and functions. A SystemVerilog compiler cannot modify the C code, perform any coercions, or make any changes whatsoever to the formal arguments of an imported task or function.

A SystemVerilog compiler shall provide any necessary coercions for the actual arguments of every imported task and function call. For example, a SystemVerilog compiler might truncate or extend bits of a packed array if the widths of the actual and formal arguments are different. Similarly, a C compiler can provide coercion for C types based on the relationship of the arguments in the exported task's and function's C prototype (formals) and the exported task's and function's C call site (actuals). However, a C compiler cannot provide such coercion for SystemVerilog types.

Thus, in each case of an inter-language function call, either C to SystemVerilog or SystemVerilog to C, the compilers expect, but cannot enforce, that the types on either side are compatible. It is, therefore, the user's responsibility to ensure that the imported/exported function types exactly match the types of the corresponding tasks or functions in the foreign language.

Types of Formal Arguments

The WYSIWYG principle guarantees the types of formal arguments of imported functions: an actual argument is guaranteed to be of the type specified for the formal argument, with the exception of open arrays (for which unspecified ranges are statically unknown). Formal arguments, other than open arrays, are fully defined by imported declaration; they shall have ranges of packed or unpacked arrays exactly as specified in the imported declaration. Only the SystemVerilog declaration site of the imported function is relevant for such formal arguments.

Formal arguments defined as open arrays have the size and ranges of the actual argument, i.e., have the ranges of packed or unpacked arrays exactly as that of the actual argument. The unsized ranges of

open arrays are determined at a call site; the rest of the type information is specified at the import declaration. See also “[Limitations](#)” on page 1124.

Therefore, if a formal argument is declared as `bit [15:8] b []`, then the import declaration specifies that the formal argument is an unpacked array of packed bit array with bounds 15 to 8, while the actual argument used at a particular call site defines the bounds for the unpacked part for that call.

Input Arguments

Formal arguments specified in SystemVerilog as `input` must not be modified by the foreign language code. See also “[“input, output, and inout Arguments” on page 794](#)”.

Output Arguments

The initial values of formal arguments specified in SystemVerilog as `output` are undetermined and implementation dependent. See also “[“input, output, and inout Arguments” on page 794](#)”.

Value Changes for `output` and `inout` Arguments

The SystemVerilog simulator is responsible for handling value changes for `output` and `inout` arguments. Such changes shall be detected and handled after the control returns from C code to SystemVerilog code.

Context and Noncontext Tasks and Functions

Also refer to “[Context Tasks and Functions](#)” on page 798.

Some DPI imported tasks or functions or other interface functions called from them require that the context of their call be known. It takes special instrumentation of their call instances to provide such context; for example, a variable referring to the “current instance” might need to be set. To avoid any unnecessary overhead, imported tasks and function calls in SystemVerilog code are not instrumented unless the imported tasks or function is specified as context in its SystemVerilog import declaration.

The SystemVerilog context of DPI export tasks and functions must be known when they are called, including when they are called by imports. When an import invokes the `svSetScope` utility prior to calling the export, it sets the context explicitly. Otherwise, the context will be the context of the instantiated scope where the import declaration is located. Because imports with diverse instantiated scopes can export the same task or function, multiple instances of such an export can exist after elaboration. Prior to any invocations of `svSetScope`, these export instances would have different contexts, which would reflect their imported caller’s instantiated scope.

For the sake of simulation performance, a noncontext imported task or function call shall not block SystemVerilog compiler optimizations. An imported task or function not specified as context shall not access any data objects from SystemVerilog other than its actual arguments. Only the actual arguments can be affected (read or written) by its call. Therefore, a call of noncontext imported task or function is not a barrier for optimizations. A context imported task or function, however, can access (read or write) any SystemVerilog data objects

by calling PLI/VPI or by calling an embedded export task or function. Therefore, a call to a context task or function is a barrier for SystemVerilog compiler optimizations.

Only the calls of context imported tasks and functions are properly instrumented and cause conservative optimizations; therefore, only those tasks and functions can safely call all functions from other APIs, including PLI and VPI functions or exported SystemVerilog functions. For imported task or functions not specified as context, the effects of calling PLI, VPI, or SystemVerilog functions can be unpredictable; and such calls can crash if the callee requires a context that has not been properly set.

Special DPI utility functions exist that allow imported task and functions to retrieve and operate on their context. For example, the C implementation of an imported task or function can use `svGetScope()` to retrieve an `svScope` corresponding to the instance scope of its corresponding SystemVerilog import declaration. See “[Context Tasks and Functions](#)” on page 1138 for more details.

Pure Functions

See also “[Pure Functions](#)” on page 797.

Only nonvoid functions with no `output` or `inout` arguments can be specified as `pure`. Functions specified as `pure` in their corresponding SystemVerilog import declarations shall have no side effects; their results need to depend solely on the values of their input arguments. Calls to such functions can be removed by SystemVerilog compiler optimizations or replaced with the values previously computed for the same values of the input arguments.

Specifically, a `pure` function is assumed not to directly or indirectly (i.e., by calling other functions) perform the following:

- Perform any file operations.
- Read or write anything in the broadest possible meaning, including input/output, environment variables, objects from the operating system or from the program or other processes, shared memory, sockets, etc.
- Access any persistent data, like global or static variables.

If a `pure` function does not obey the above restrictions, SystemVerilog compiler optimizations can lead to unexpected behavior, due to eliminated calls or incorrect results being used.

Memory Management

See also “[Memory Management](#)” on page 796.

The memory spaces owned and allocated by C code and SystemVerilog code are disjoined. Each side is responsible for its own allocated memory. Specifically, C code shall not free the memory allocated by SystemVerilog code (or the SystemVerilog compiler) nor expect SystemVerilog code to free the memory allocated by C code (or the C compiler). This does not exclude scenarios in which C code allocates a block of memory and then passes a handle (i.e., a pointer) to that block to SystemVerilog code, which in turn calls a C function that directly (if it is the standard function `free`) or indirectly frees that block.

 Note:

In this last scenario, a block of memory is allocated and freed in C code, even when the standard functions `malloc` and `free` are called directly from SystemVerilog code.

Data Types

This subclause defines the data types of the C layer of the DPI.

Limitations

Packed arrays can have an arbitrary number of dimensions although they are eventually always equivalent to a one-dimensional packed array and treated as such. If the packed part of an array in the type of a formal argument in SystemVerilog is specified as multidimensional, the SystemVerilog compiler linearizes it. Although the original ranges are generally preserved for open arrays, if the actual argument has a multidimensional packed part of the array, it shall be normalized into an equivalent one-dimensional packed array. (See “[Normalized and Linearized Ranges](#)” on page 1128).

Note:

The actual argument can have both packed and unpacked parts of an array; either can be multidimensional.

Duality of Types: SystemVerilog Types Versus C Types

A value that crosses the DPI is specified in SystemVerilog code as a value of SystemVerilog type, while the same value shall be specified in C code as a value of C type. Therefore, each data type that is passed through the DPI requires two matching type definitions: the SystemVerilog definition and C definition.

The user needs to provide such matching definitions. Specifically, for each SystemVerilog type used in the import declarations or export declarations in SystemVerilog code, the user shall provide the equivalent type definition in C reflecting the argument passing mode for the particular type of SystemVerilog value and the direction (`input`, `output`, or `inout`) of the formal SystemVerilog argument.

Data Representation

DPI imposes the following additional restrictions on the representation of SystemVerilog data types:

- SystemVerilog types that are not packed and that do not contain packed elements have C-compatible representation.
- Basic integer and real data types are represented as defined in “[Basic Types](#)” on page 1127.

- Enumeration types are represented by C base types that correspond to the enumeration types' SystemVerilog base types (see [Table 30](#)). The base type determines whether an enumeration type is considered a small value (see [“Function Result” on page 804](#)). DPI supports all the SystemVerilog enumeration base types (see [“Enumerations” on page 78](#) and [“Net and Variable Types” on page 1031](#)). integer and time base types are represented as 4-state packed arrays in canonical form. Enumerated names are not available on the C side of the interface.
- Packed types are represented using the canonical format defined in [“Canonical Representation of Packed Arrays” on page 1130](#).
- Unpacked arrays embedded in a structure or union have C-compatible layout regardless of the type of elements. Similarly, standalone arrays passed as actuals to a sized formal argument have C-compatible representation.
- For a standalone array passed as an actual to an open array formal
 - If the element type is a 2- or 4-state scalar or packed type, then the representation is in canonical form.
 - Otherwise, the representation is C compatible. Therefore, an element of an array shall have the same representation as an individual value of the same type. Hence, an array's elements can be accessed from C code via normal C array indexing similarly to doing so for individual values.

- The natural order of elements for each dimension in the layout of an unpacked array shall be used, i.e., elements with lower indices go first. For SystemVerilog range $[L:R]$, the element with SystemVerilog index $\min(L, R)$ has the C index 0 and the element with SystemVerilog index $\max(L, R)$ has the C index $\text{abs}(L-R)$.

Basic Types

[Table 30](#) defines the mapping between the basic SystemVerilog data types and the corresponding C types.

Table F-1 Mapping data types

SystemVerilog Type	C Type
byte	char
shortint	short int
int	int
longint	long long
real	double
shortreal	float
chandle	void*
string	const char*
bit^a	unsigned char
logic^a/reg	unsigned char

a. Encodings for **bit** and **logic** are given in file *svdpi.h*. Reg parameters can use the same encodings as logic parameters.

The DPI also supports the SystemVerilog and C unsigned integer data types that correspond to the mappings [Table 30](#) shows for their signed equivalents.

The input mode arguments of type `byte unsigned` and `shortint unsigned` are not equivalent to `bit[7:0]` or `bit[15:0]`, respectively, because the former are passed as C types `unsigned char` and `unsigned short` and the latter are both passed by reference as `svBitVecVal` types. A similar lack of equivalence applies to passing such parameters by reference for output and inout modes, e.g., `byte unsigned` is passed as C type `unsigned char*` while `bit[7:0]` is passed by reference as `svBitVecVal`.

In addition to declaring DPI formal arguments of packed bit and logic arrays, it is also possible to declare formal arguments of packed `struct` and `union` types. DPI handles these types as if they were declared with equivalent one-dimensional packed array syntax. See [“Equivalent Types” on page 173](#).

Refer to [“Unpacked Aggregate Arguments” on page 1089](#) for details on unpacked aggregate types that are composed of the basic types described in this subclause.

The handling of string types varies depending on the argument passing mode. Refer to [“String Arguments” on page 1136](#) for further details.

Normalized and Linearized Ranges

Packed arrays are treated as one-dimensional; the unpacked part of an array can have an arbitrary number of dimensions. Normalized ranges mean `[n-1 : 0]` indexing for the packed part and `[0 : n-1]` indexing for a dimension of the unpacked part of an array.

Normalized ranges are used for accessing all arguments but open arrays. The canonical representation of packed arrays also uses normalized ranges.

Linearizing a SystemVerilog array with multiple packed dimensions consists of treating an array with dimension sizes (i , j , k) as if it had a single dimension with size ($i * j * k$) and had been stored as a one-dimensional array. The one-dimensional array has the same layout as the corresponding multidimensional array stored in row-major order. User C code can take the original dimensions into account when referencing a linearized array element. For example, the bit in a SystemVerilog packed 2-state array with dimension sizes (i , j , k) and a SystemVerilog reference `myArray [l] [m] [n]` (where the ranges for l , m , and n have been normalized) maps to linearized C array bit ($n + (m * k) + (l * j * k)$).

Mapping Between SystemVerilog Ranges and C Ranges

The SystemVerilog ranges for a formal argument specified as an open array are those of the actual argument for a particular call. Open arrays are accessible, however, by using their original ranges and the same indexing as in the SystemVerilog code.

For all other types of arguments, i.e., all arguments but open arrays, the SystemVerilog ranges are defined in the corresponding SystemVerilog import or export declaration. Normalized ranges are used for accessing such arguments in C code. C ranges for multiple packed dimensions are linearized. The mapping between SystemVerilog ranges and C ranges is defined as follows.

1. If a packed part of an array has more than one dimension, it is linearized as specified by the equivalence of packed types (see “Normalized and Linearized Ranges” on page 1086 and “Equivalent Types” on page 165).
2. A packed array of range $[L:R]$ is normalized as $[abs(L-R) : 0]$; its MSB has a normalized index $abs(L-R)$ and its LSB has a normalized index 0.
3. The natural order of elements for each dimension in the layout of an unpacked array shall be used, i.e., elements with lower indices go first. For SystemVerilog range $[L:R]$, the element with SystemVerilog index $\min(L, R)$ has the C index 0 and the element with SystemVerilog index $\max(L, R)$ has the C index $abs(L-R)$.

The above range mapping from SystemVerilog to C applies to calls made in both directions, i.e., SystemVerilog calls to C and C calls to SystemVerilog.

For example, if `logic [2:3] [1:3] [2:0] b [1:10] [31:0]` is used in SystemVerilog, it needs to be defined in C as if it were declared in SystemVerilog in the following normalized form: `logic [17:0] b [0:9] [0:31]`.

Canonical Representation of Packed Arrays

The DPI defines the canonical representation of packed 2-state (type `svBitVecVal`) and 4-state arrays (type `svLogicVecVal`).

`svLogicVecVal` is fully equivalent to type `s_vpi_vecval`, which is used to represent 4-state logic in VPI.

A packed array is represented as an array of one or more elements (of type svBitVecVal for 2-state values and svLogicVecVal for 4-state values), each element representing a group of 32 bits. The first element of an array contains the 32 LSBs, next element contains the 32 more significant bits, and so on. The last element can contain a number of unused bits. The contents of these unused bits are undetermined, and the user is responsible for the masking or the sign extension (depending on the sign) for the unused bits.

Unpacked Aggregate Arguments

Imported and exported DPI tasks and functions can make use of unpacked aggregate types as formal or actual arguments.

Aggregate types include unpacked arrays, structures, and unions. Such types can be composed of packed elements, unpacked elements, or combinations of either kind of element, including subaggregates. Refer to [Table 30](#) for a list of legal basic types that can be used as nonaggregate elements in aggregate types. Also refer to “[Types of Formal Arguments](#)” on page 805.

In the case of an unpacked type that consists purely of unpacked elements (including subaggregates), the layout presented to the C programmer is guaranteed to be compatible with the C compiler’s layout on the given operating system. It is also possible for unpacked aggregate types to include packed elements.

Argument Passing Modes

This subclause defines the ways to pass arguments in the C layer of the DPI.

Overview

Imported and exported function arguments are generally passed by some form of a reference, with the exception of small values of SystemVerilog input arguments (see “[Input Arguments](#)” on page [1134](#)), which are passed by value. Similarly, the function result, which is restricted to small values, is passed by value, i.e., directly returned.

Formal arguments, except open arrays, are passed by direct reference or value and, therefore, are directly accessible in C code. Formal arguments declared in SystemVerilog as open arrays are passed by a handle (type `svOpenArrayHandle`) and are accessible via library functions.

Calling SystemVerilog Tasks and Functions from C

There is no difference in argument passing between calls from SystemVerilog to C and calls from C to SystemVerilog. Tasks and functions exported from SystemVerilog cannot have open arrays as arguments. Apart from this restriction, the same types of formal arguments can be declared in SystemVerilog for exported tasks and functions and imported tasks and functions. A task or function exported from SystemVerilog shall have the same function header in C as would an imported function with the same function result type and same formal argument list. In the case of arguments passed by reference, an actual argument to SystemVerilog task and function called from C shall be allocated using the same layout of data as SystemVerilog uses for that type of argument; the caller is responsible for the allocation. It can be done while preserving the binary compatibility (see “[Access to Elements via Canonical Representation](#)” on page [1161](#)).

Calling a SystemVerilog task from C is the same as calling a SystemVerilog function from C with the exception that the return type of an exported task is an `int` value that has a special meaning related to `disable` statements. See “[Disabling DPI Tasks and Functions](#)” on page 813 for details on disable processing by DPI imported tasks and functions.

Argument Passing by Value

Only small values of formal input arguments (see “[Input Arguments](#)” on page 1134) are passed by value. Function results are also directly passed by value. The user needs to provide the C type equivalent to the SystemVerilog type of a formal argument if an argument is passed by value.

Argument Passing by Reference

For arguments passed by reference, a reference (a pointer) to the actual data object is passed. In the case of packed data, a reference to a canonical data object is passed. The actual argument is usually allocated by a caller. The caller can also pass a reference to an object already allocated somewhere else, for example, its own formal argument passed by reference.

If an argument of type `T` is passed by reference, the formal argument shall be of type `T*`. Packed arrays are passed using a pointer to the appropriate canonical type definition, either `svLogicVecVal*` or `svBitVecVal*`.

Allocating Actual Arguments for SystemVerilog Types

This is relevant only for calling exported SystemVerilog tasks or functions from C code. The caller is responsible for allocating any actual arguments that are passed by reference.

Static allocation requires knowledge of the relevant data type. If such a type involves SystemVerilog packed arrays, corresponding C arrays of canonical data types (either `svLogicVecVal` or `svBitVecVal`) must be allocated and initialized before being passed by reference to the exported SystemVerilog task or function.

Argument Passing by Handle—Open Arrays

Arguments specified as open (unsized) arrays are always passed by a handle, regardless of direction of the SystemVerilog formal argument, and are accessible via library functions. The actual implementation of a handle is simulator-specific and transparent to the user. A handle is represented by the generic pointer `void *` (typedefed to `svOpenArrayHandle`). Arguments passed by handle shall always have a `const` qualifier because the user shall not modify the contents of a handle.

Input Arguments

`input` arguments of imported functions implemented in C shall always have a `const` qualifier.

`input` arguments, with the exception of open arrays, are passed by value or by reference, depending on the size. Small values of formal input arguments are passed by value. The following data types are considered *small*:

- `byte, shortint, int, longint, real, shortreal`
- Scalar bit and logic
- `chandle, string`

`input` arguments of other types are passed by reference.

Inout and output Arguments

`inout` and `output` arguments, with the exception of open arrays, are always passed by reference. Specifically, packed arrays are passed, accordingly, as `svBitVecVal*` or `svLogicVecVal*`. The same rules about unused bits apply as in “[Canonical Representation of Packed Arrays](#)” on page 1130.

Function Result

Types of a function result are restricted to the following SystemVerilog data types (see [Table 30](#) for the corresponding C type):

- `byte, shortint, int, longint, real, shortreal, chandle, string`
- Scalar values of type `bit` and `logic`

Encodings for `bit` and `logic` are given in file `svdpi.h`. Refer to “[Scalars of Type bit and logic](#)” on page 1148.

String Arguments

The layout of SystemVerilog string objects is implementation dependent. However, when a string value is passed from SystemVerilog to C, implementations shall ensure that all characters in the string are laid out in memory per C string conventions, including a trailing null character present at the end of the C string. Similarly, users shall ensure that any C strings passed to SystemVerilog are properly null-terminated.

The direction mode for string arguments applies to the pointer to the string (i.e., the `const char*` variable in [Table 30](#)), not to the characters that compose the string.

Thus, the direction modes have the following meanings for imported tasks and functions:

- An `input` mode string is accessed through a pointer value that is provided by SystemVerilog and that the user shall not free. No user changes to this pointer value are propagated back to the SystemVerilog sphere.
- An `output` mode string does not arrive at the C interface with a meaningful value. It is represented by a `const char**` variable. Upon return to SystemVerilog, the user shall have written a valid and initialized `const char*` address into the `const char**` variable. SystemVerilog shall not free memory accessed through this address.

- An **inout** mode string arrives at the C interface with a valid string address value stored in a `const char**` variable. The user shall not free the string's storage. Any user changes to the string shall be effected by the user supplying a new pointer value, which points to new string contents and which SystemVerilog shall not attempt to free. The user provides a new string pointer value by writing the string's address into the `const char**` variable. If the user does so, SystemVerilog copies the indicated string contents into its memory space and undertakes any actions sensitive to this change.

The direction modes have the following meanings for exported tasks and functions:

- An **input** mode string is passed to SystemVerilog through a `const char*` pointer. SystemVerilog only reads from the string. It shall not modify the characters that compose the string.
- An **output** mode string is represented by a `const char**` variable. No meaningful initial value is stored in the pointer variable. SystemVerilog shall write a valid string address into the output `const char**` variable. The user shall not make any assumptions about the lifetime of the output string's storage, and the C code shall not free the string memory. If it is desired to refer to the string's value at some point in the future, the user shall copy the string value to memory owned by the C domain.

- An `inout` mode string is represented by a `const char**` variable that contains a pointer to memory allocated and initialized by the user. SystemVerilog only reads from the user's string storage, and it will not attempt to modify or free this storage. If SystemVerilog needs to effect a change in the value of the `inout` mode string, then a valid SystemVerilog string address is written into the `const char**` variable. The user shall not make any assumptions about the lifetime of this string storage, nor should the SystemVerilog storage be freed by C code. If it is desired to refer to the modified string value at some point in the future, the user shall copy the string value to memory owned by the C domain.

Context Tasks and Functions

Some DPI imported tasks and functions require that the context of their call be known. For example, those calls can be associated with instances of C models that have a one-to-one correspondence with instances of SystemVerilog modules that are making the calls.

Alternatively, a DPI imported task or function might need to access or modify simulator data structures using PLI or VPI calls or by making a call back into SystemVerilog via an export task or function. Context knowledge is required for such calls to function properly. It can take special instrumentation of their call to provide such context.

To avoid any unnecessary overhead, imported task and function calls in SystemVerilog code are not instrumented unless the imported task or function is specified as context in its SystemVerilog import declaration. A small set of DPI utility functions are available to assist programmers when working with context tasks or functions

(see “[Working with DPI Context Tasks and Functions in C Code](#)” on [page 1141](#)). If those utility functions are used with any noncontext function, a system error shall result.

Overview of DPI and VPI Context

Both DPI task and functions and VPI/PLI functions might need to understand their context. However, the meaning of the term is different for the two categories of task and functions.

DPI imported tasks and functions are essentially proxies for native SystemVerilog tasks and functions. Native SystemVerilog tasks and functions always operate in the scope of their declaration site. For example, a native SystemVerilog *function f()* can be declared in a module m, which is instantiated as top.i1_m. The top.i1_m instance of f() can be called via hierarchical reference from code in a distant design region. Function f() is said to execute in the context (i.e., instantiated scope) of top.i1_m because it has unqualified visibility only for variables local to that specific instance of m. Function f() does not have unqualified visibility for any variables in the calling code’s scope.

DPI imported tasks and functions follow the same model as native SystemVerilog tasks and functions. They execute in the context of their surrounding declarative scope, rather than the context of their call sites. This type of context is termed DPI context.

This is in contrast to VPI and PLI functions. Such functions execute in a context associated with their call sites. The VPI or PLI programming model relies on C code’s ability to retrieve a context handle associated with the associated system task’s call site and

then to work with the context handle to glean information about arguments, items in the call site's surrounding declarative scope, etc. This type of context is termed VPI context.

The SystemVerilog context of DPI export tasks and functions must be known when they are called, including when they are called by imports. When an import invokes the `svSetScope` utility prior to calling the export, it sets the context explicitly. Otherwise, the context will be the context of the instantiated scope where the import declaration is located. Because imports with diverse instantiated scopes can export the same task or function, multiple instances of such an export can exist after elaboration. Prior to any invocations of `svSetScope`, these export instances would have different contexts, which would reflect their imported caller's instantiated scope.

Context of Imported and Export Tasks and Functions

DPI imported and export tasks and functions can be declared anywhere a normal SystemVerilog task or function can be declared. Specifically, they can be declared in `module`, `program`, `interface`, or `generate` declarative scope.

A context imported task or function executes in the context of the instantiated scope surrounding its declaration. In other words, such tasks and functions can see other variables in that scope without qualification. As explained in [“Overview of DPI and VPI Context” on page 1097](#), this should not be confused with the context of the task's or function's call site, which can actually be anywhere in the SystemVerilog design hierarchy. The context of an imported or exported task or function corresponds to the fully qualified name of the task or function, minus the task or function name itself.

The context property is transitive through imported and export context tasks and functions declared in the same scope. In other words, if an imported task or function is running in a certain context and if it in turn calls an exported task or function that is available in the same context, the exported task or function can be called without any use of `svSetScope()`. For example, consider a SystemVerilog call to a native function `f()`, which in turn calls a native function `g()`. Now replace the native function `f()` with an equivalent imported context C function, `f'()`. The system shall behave identically regardless if `f()` or `f'()` is in the call chain above `g()`. `g()` has the proper execution context in both cases.

Working with DPI Context Tasks and Functions in C Code

DPI defines a small set of functions to help programmers work with DPI context tasks and functions. The term scope is used in the task or function names for consistency with other SystemVerilog terminology. The terms scope and context are equivalent for DPI tasks and functions.

There are functions that allow the user to retrieve and manipulate the current operational scope. It is an error to use these functions with any C code that is not executing under a call to a DPI context imported task or function.

There are also functions that provide users with the power to set data specific to C models into the SystemVerilog simulator for later retrieval. These are the “put” and “get” user data functions, which are similar to facilities provided in VPI and PLI.

The put and get user data functions are flexible and allow for a number of use models. Users might wish to share user data across multiple context imported functions defined in the same SystemVerilog scope. Users might wish to have unique data storage on a per-function basis. Shared or unique data storage is controllable by a user-defined key.

To achieve shared data storage, a related set of context imported tasks and functions should all use the same user key. To achieve unique data storage, a context import task or function should use a unique key, and it is a requirement on the user that such a key be truly unique from all other keys that could possibly be used by C code. This includes completely unknown C code that could be running in the same simulation. It is suggested that taking addresses of static C symbols (such as a function pointer or an address of some static C data) always be done for user key generation. Generating keys based on arbitrary integers is not a safe practice.

It is never possible to share user data storage across different contexts. For example, if a Verilog module `m` declares a context imported task or function `f`, and `m` is instantiated more than once in the SystemVerilog design, then `f` shall execute under different values of `svScope`. No such executing instances of `f` can share user data with each other, at least not using the system-provided user data storage area accessible via `svPutUserData()`.

A user wanting to share a data area across multiple contexts must do so by allocating the common data area and then storing the pointer to it individually for each of the contexts in question via multiple calls to `svPutUserData()`. This is because, although a common user key can be used, the data must be associated with the individual scopes (denoted by `svScope`) of those contexts.

```
/* Functions for working with DPI context functions */
```

```

/* Retrieve the active instance scope currently associated
with the executing
 * imported function.
 * Unless a prior call to svSetScope has occurred, this is
the scope of the
 * function's declaration site, not call site.
 * The return value is undefined if this function is invoked
from a noncontext
 * imported function.
 */
svScope svGetScope();

/* Set context for subsequent export function execution.
 * This function must be called before calling an export
function, unless
 * the export function is called while executing an extern
function. In that
 * case the export function shall inherit the scope of the
surrounding extern
 * function. This is known as the "default scope".
 * The return is the previous active scope (per svGetScope)
*/
svScope svSetScope(const svScope scope);

/* Gets the fully qualified name of a scope handle */
const char* svGetNameFromScope(const svScope);

/* Retrieve svScope to instance scope of an arbitrary
function declaration.
 * (can be either module, program, interface, or generate
scope)
 * The return value shall be NULL for unrecognized scope
names.
 */
svScope svGetScopeFromName(const char* scopeName);

/* Store an arbitrary user data pointer for later retrieval
by svGetUserData()
 * The userKey is generated by the user. It must be guaranteed
by the user to
 * be unique from all other userKey's for all unique data
storage requirements

```

```

    * It is recommended that the address of static functions
or variables in the
    * user's C code be used as the userKey.
    * It is illegal to pass in NULL values for either the scope
or userData
    * arguments. It is also an error to call svPutUserData()
with an invalid
    * svScope. This function returns -1 for all error cases, 0
upon success. It is
    * suggested that userData values of 0 (NULL) not be used
as otherwise it can
    * be impossible to discern error status returns when calling
svGetUserData()
*/
int svPutUserData(const svScope scope, void *userKey, void*
userData);

/* Retrieve an arbitrary user data pointer that was
previously
    * stored by a call to svPutUserData(). See the comment above
    * svPutUserData() for an explanation of userKey, as well as
    * restrictions on NULL and illegal svScope and userKey
values.
    * This function returns NULL for all error cases, and a
non-Null
    * user data pointer upon success.
    * This function also returns NULL in the event that a prior
call
    * to svPutUserData() was never made.
*/
void* svGetUserData(const svScope scope, void* userKey);

/* Returns the file and line number in the SV code from which
the extern call
    * was made. If this information available, returns TRUE and
updates fileName * and lineNumber to the appropriate values.
Behavior is unpredictable if
    * fileName or lineNumber are not appropriate pointers. If
this information is * not available return FALSE and
contents of fileName and lineNumber not
    * modified. Whether this information is available or not
is implementation-
    * specific. Note that the string provided (if any) is owned
by the SV

```

```

 * implementation and is valid only until the next call to
any SV function.
 * Applications must not modify this string or free it
 */
int svGetCallerInfo(char **fileName, int *lineNumber);

```

Example 1—Using DPI Context Functions

```

SV Side:
// Declare an imported context sensitive C function with /
// cname "MyCFunc"
import "DPI-C" context MyCFunc = function integer MapID(int
portID);

C Side:
// Define the function and model class on the C++ side:
class MyCModel {
private:
int locallyMapped(int portID); // Does something
//interesting...
public:
// Constructor
MyCModel(const char* instancePath) {
svScope svScope = svGetScopeByName(instancePath);

// Associate "this" with the corresponding SystemVerilog
// scope for fast retrieval during run time.
svPutUserData(svScope, (void*) MyCFunc, this);
}

friend int MyCFunc(int portID);
};

// Implementation of imported context function callable in SV
int MyCFunc(int portID) {
// Retrieve SV instance scope (i.e., this function's
// context).
svScope = svGetScope();
// Retrieve and make use of user data stored in SV scope
MyCModel* me = (MyCModel*) svGetUserData(svScope, (void*)
MyCFunc);

```

```
return me->locallyMapped(portID);  
}
```

Relationship between DPI and either VPI or PLI

DPI allows C code to run in the context of a SystemVerilog simulation; thus it is natural for users to consider using VPI or PLI C code from within imported tasks and functions.

There is no specific relationship defined between DPI and the existing VPI and PLI. Programmers must make no assumptions about how DPI and the other interfaces interact. For example, a `vpiHandle` is not equivalent to an `svOpenArrayHandle`, and the two must not be interchanged and passed between functions defined in two different interface standards.

If a user wants to call VPI or PLI functions from within an imported task or function, the imported task or function must be flagged with the context qualifier.

Not all VPI or PLI functionality is available from within DPI context imported tasks and functions. For example, a SystemVerilog imported task or function is not a system task, and thus making the following call from within an imported task or function would result in an error:

```
/* Get handle to system task call site in preparation for  
argument scan */  
vpiHandle myHandle = vpi_handle(vpiSysTfCall, NULL);
```

Similarly, the receipt of `misctf` callbacks and other activities associated with system tasks are not supported inside DPI imported tasks and functions. Users should use VPI or PLI if they wish to accomplish such actions.

However, the following kind of code is guaranteed to work from within DPI context imported tasks and functions:

```
/* Prepare to scan all top-level modules */
vpiHandle myHandle = vpi_iterate(vpiModule, NULL);
```

Include Files

The C layer of the DPI defines one include file, `svdpi.h`. This file is implementation independent and defines the canonical representation, all basic types, and all interface functions. The actual file is shown in “[Include File svdpi.h](#)” on page 1177.

Include File `svdpi.h`

Applications that use the DPI with C code usually need this main include file. The include file `svdpi.h` defines the types for canonical representation of 2-state (`bit`) and 4-state (`logic`) values and passing references to SystemVerilog data objects, provides function headers, and defines a number of helper macros and constants.

This standard fully defines the `svdpi.h` file. The content of `svdpi.h` does not depend on any particular implementation or platform; all simulators shall use the same file. Subclauses “[Scalars of Type bit and logic](#)” on page 1148, and “[Implementation-dependent Representation](#)” on page 1149.

Scalars of Type `bit` and `logic`

```
/* canonical representation */

#define sv_0      0
```

```

#define sv_1      1
#define sv_z      2      /* representation of 4-st scalar z */
#define sv_x      3      /* representation of 4-st scalar x */

/* common type for 'bit' and 'logic' scalars. */
typedef unsigned char svScalar;

typedef svScalar svBit;           /* scalar */
typedef svScalar svLogic;        /* scalar */

```

Canonical Representation of Packed Arrays

```

/*
 * DPI representation of packed arrays.
 * 2-state and 4-state vectors, exactly the same as PLI's
 * avalue/bvalue.
 */
#ifndef VPI_VECVAL
#define VPI_VECVAL
typedef struct vpi_vecval {
    uint32_t a;
    uint32_t b;
} s_vpi_vecval, *p_vpi_vecval;
#endif

/* (a chunk of) packed logic array */
typedef s_vpi_vecval svLogicVecVal;

/* (a chunk of) packed bit array */
typedef uint32_t svBitVecVal;

/* Number of chunks required to represent the given width
 * packed array */
#define SV_PACKED_DATA_NELEMS(WIDTH) (((WIDTH) + 31) >> 5)

/*
 * Because the contents of the unused bits is undetermined,
 * the following macros can be handy.
 */
#define SV_MASK(N) (~(-1 << (N)))

```

```

#define SV_GET_UNSIGNED_BITS(VALUE, N) \
    ((N) == 32 ? (VALUE) : ((VALUE) & SV_MASK(N)))

#define SV_GET_SIGNED_BITS(VALUE, N) \
    ((N) == 32 ? (VALUE) : \
     (((VALUE) & (1 << (N))) ? ((VALUE) | ~SV_MASK(N)) : \
     ((VALUE) & SV_MASK(N))))

```

Implementation-dependent Representation

The `svDpiVersion()` function returns a string indicating which DPI standard is supported by the simulator and in particular which canonical value representation is being provided. Simulators implementing the current standard, i.e., the VPI-based canonical value, must return the string "P1800-2005". Simulators implementing to the prior Accellera SV3.1a standards, and thus using the `svLogicVec32` value representation, shall return the string "SV3.1a".

```

/* Returns either version string "P1800-2005" or "SV3.1a" */
const char* svDpiVersion();
/* a handle to a scope (an instance of a module or an
interface) */
typedef void *svScope;

/* a handle to a generic object (actually, unsized array) */
typedef void* svOpenArrayHandle;

```

Example 2—Simple Packed Array Application

SystemVerilog:

```

typedef struct {int x; int y;} pair;
import "DPI-C" function void foo(input int i1, pair i2,
                                output logic [63:0] o3);

export "DPI-C" function exported_sv_func;

```

```
function void exported_sv_func(input int i, output int o  
[0:7]);
```

```
    begin ... end
```

```
endfunction
```

C:

```
#include "svdpi.h"  
  
typedef struct {int x; int y;} pair;  
  
extern void exported_sv_func(int, int *); /* imported from  
SystemVerilog */  
  
void foo(const int i1, const pair *i2, svLogicVecVal* o3)  
{  
    int tab[8];  
  
    printf("%d\n", i1);  
    o3[0].a = i2->x;  
    o3[0].b = 0;  
    o3[1].a = i2->y;  
    o3[1].b = 0;  
  
    /* call SystemVerilog */  
    exported_sv_func(i1, tab); /* tab passed by reference */  
    ...  
}
```

Example 3—Application with Complex Mix of Types

SystemVerilog:

```
typedef struct {int a; bit [6:1][1:8] b [65:2]; int c;}  
triple;  
// troublesome mix of C types and packed arrays  
import "DPI-C" function void foo(triple t);  
  
export "DPI-C" function exported_sv_func;
```

```

function void exported_sv_func(input int i, output logic
[63:0] o);
    begin ... end
endfunction

```

C:

```

#include "svdpi.h"
typedef struct {
    int a;
    svBitVecVal b[64] [SV_PACKED_DATA_NELEMS(6*8)];
    int c;
} triple;

/* Note that 'b' is defined as for 'bit [6*8-1:0] b [63:0]' */

extern void exported_sv_func(int, svLogicVecVal*);
/* Imported from SystemVerilog*/

void foo(const triple *t)
{
    int i;
    svBitVecVal aB;
    svLogicVecVal aL[SV_PACKED_DATA_NELEMS(64)];

/* aB holds results of part-select from packed bit array 'b'
in struct triple. */
/* aL holds the packed logic array filled in by the export
function. */

    printf("%d %d\n", t->a, t->c);
    for (i = 0; i < 64; i++) {
        /* Read least significant byte of each word of b into
aB, then process...*/
        svGetPartSelBit(&aB, t->b[i], 0, 8);
        ...
    }
    ...
    /* Call SystemVerilog */
    exported_sv_func(2, aL);
/* Export function writes data into output arg "aL" */

```

```
    } ...
```

Arrays

Normalized ranges are used for accessing SystemVerilog arrays, with the exception of formal arguments specified as open arrays.

Example 4—Using Packed 2-state Arguments

This example shows two alternatives for working with 2-state packed data types. The first argument shows classical int-to-int correspondence per [Table 30](#). The second argument demonstrates that a DPI formal argument can be of a C-compatible type and that arbitrary 2-state bit vector actual arguments can be associated with that C-compatible formal argument. The third argument shows a portable technique for handling an arbitrary width 2-state vector. This technique is less efficient than techniques involving C-compatible formal arguments, but it is required when 2-state vectors exceed 64 bits in length.

```
// SV code
module m;

    parameter W = 33;
    int abv1;
    bit [29:0] abv2;
    bit [W-1:0] abv3;

    // Two ways of handling 2-state packed array arguments
    import "DPI-C" function void foo7(input int unsigned
fbv1,
    input int unsigned fbv2,
```

```

    input bit [W-1:0] fbv3;

    initial
        foo7(abv1, abv2, abv3);
    endmodule

/* C code */
void foo7(unsigned int fbv1, unsigned int fbv2,
          const svBitVecVal* fbv3)
{
    printf("fbv1 is %d, fbv2 is %d\n", fbv1, fbv2);
/* Use of the 2-state svdpi utilities is needed to transform
fbv3 into aC representation */
}

```

Multidimensional Arrays

Multiple packed dimensions of a SystemVerilog array are linearized (see “[Normalized and Linearized Ranges](#)” on page 1128). Unpacked arrays can have an arbitrary number of dimensions.

Example 5—Using Packed struct and union Arguments

This example shows how packed **struct** and **union** arguments correspond to one-dimensional packed array arguments.

```

// SV code
module m;

    typedef bit [2:0] A;
    typedef struct packed { bit a; bit b; bit c; } S;
    typedef union packed { A a; S s; } U;
    S s;
    U u;
    A a;

```

```

// Import function takes three arguments
import "DPI-C" function void foo8(input A fa, input S fs,
input U fu);

initial begin
    s.a = 1'b1;
    s.b = 1'b0;
    s.c = 1'b0;
    a = 3'b100;
    u.a = 3'b100;
    foo8(a, s, u);
end

endmodule

/* C code */
void foo8(
    const svBitVecVal* fa,
    const svBitVecVal* fs,
    const svBitVecVal* fu)
{
    printf("fa is %d, fs is %d, fu is %d\n", *fa, *fs, *fu);
}

```

The output of the printf will be “fa is 4, fs is 4, fu is 4”.

Direct Access to Unpacked Arrays

Unpacked arrays, with the exception of formal arguments specified as open arrays, shall have the same layout as used by a C compiler; they are accessed using C indexing (see [“Mapping Between SystemVerilog Ranges and C Ranges” on page 1129](#)).

Utility Functions for Working with the Canonical Representation

Packed arrays are accessible via canonical representation. This C layer interface provides utility functions for working with bit-selects and limited (up to 32-bit) part-selects in the canonical representation.

A part-select is a slice of a packed array of types bit or logic. Array slices are not supported for unpacked arrays. Functions for part-selects only allow access (read/write) to a narrow subrange of up to 32 bits. If the specified range of a part-select is not fully contained within the normalized range of an array, the behavior is undetermined.

DPI utilities behave in the following way, given part-select arguments of width w and starting index i: A utility puts part-select source bits [w-1:0] into destination bits [(i+w-1):i] without changing the values of destination bits that surround the part-select. A utility gets part-select source bits [(i+w-1):i] and copies them into destination bits [w-1:0]. If w < 32, destination bits [31:w] shall be left unchanged by the get part-select operation.

```
/*
 * Bit-select utility functions.
 *
 * Packed arrays are assumed to be indexed n-1:0,
 * where 0 is the index of LSB
 */

/* s=source, i=bit-index */
svBit svGetBitselBit(const svBitVecVal* s, int i);
svLogic svGetBitselLogic(const svLogicVecVal* s, int i);

/* d=destination, i=bit-index, s=scalar */
void svPutBitselBit(svBitVecVal* d, int i, svBit s);
void svPutBitselLogic(svLogicVecVal* d, int i, svLogic s);
```

```

/*
 * Part-select utility functions.
 *
 * A narrow (<=32 bits) part-select is extracted from the
 * source representation and written into the destination
 * word.
 *
 * Normalized ranges and indexing [n-1:0] are used for both
 * arrays.
 *
 * s=source, d=destination, i=starting bit index, w=width
 * like for variable part-selects; limitations: w <= 32
 */
void svGetPartselBit(svBitVecVal* d, const svBitVecVal* s,
int i, int w);
void svGetPartselLogic(svLogicVecVal* d, const
svLogicVecVal* s, int i, int w);

void svPutPartselBit(svBitVecVal* d, const svBitVecVal s,
int i, int w);
void svPutPartselLogic(svLogicVecVal* d, const
svLogicVecVal s, int i, int w);

```

Open Arrays

Formal arguments specified as open arrays allows passing actual arguments of different sizes (i.e., different range and/or different number of elements), which facilitates writing more general C code that can handle SystemVerilog arrays of different sizes. The elements of an open array can be accessed in C by using the same range of indices and the same indexing as in SystemVerilog. Plus, inquiries about the dimensions and the original boundaries of SystemVerilog actual arguments are supported for open arrays.

Note:

Both packed and unpacked array dimensions can be unsized.

All formal arguments declared in SystemVerilog as open arrays are passed by handle (type `svOpenArrayHandle`), regardless of the direction of a SystemVerilog formal argument. Such arguments are accessible via interface functions.

Actual Ranges

The formal arguments defined as open arrays have the size and ranges of the actual argument, as determined on a per-call basis. The programmer shall always have a choice about whether to specify a formal argument as a sized array or as an open (unsized) array.

In the former case, all indices are normalized on the C side (i.e., 0 and up), and the programmer needs to know the size of an array and be capable of determining how the ranges of the actual argument map onto C-style ranges (see “[Mapping Between SystemVerilog Ranges and C Ranges](#)” on page 1129).

Tip: Programmers can decide to use `[n : 0] name [0 : k]` style ranges in SystemVerilog.

In the latter case, i.e., an open array, individual elements of a packed array are accessible via interface functions, which facilitate the SystemVerilog style of indexing with the original boundaries of the actual argument.

If a formal argument is specified as a sized array, then it shall be passed by reference, with no overhead, and is directly accessible as a normalized array. If a formal argument is specified as an open (unsized) array, then it shall be passed by handle, with some overhead, and is mostly indirectly accessible, again with some overhead, although it retains the original argument boundaries.

Note:

This provides some degree of flexibility and allows the programmer to control the trade-off of performance versus convenience.

The following example shows the use of sized versus unsized arrays in SystemVerilog code:

```
// both unpacked arrays are 64 by 8 elements, packed 16-bit
each
logic [15: 0] a_64x8 [63:0][7:0];
logic [31:16] b_64x8 [64:1][-1:-8];

import "DPI-C" function void foo(input logic [] i [] []);
// 2-dimensional unsized unpacked array of unsized packed
// logic

import "DPI-C" function void boo(input logic [31:16] i
[64:1][-1:-8]);
// 2-dimensional sized unpacked array of sized packed logic

foo(a_64x8);
foo(b_64x8); // C code can use original ranges
[31:16][64:1][-1:-8]

boo(b_64x8);
// C code must use normalized ranges [15:0][0:63][0:7]
```

Array Querying Functions

These functions are modeled upon the SystemVerilog array querying functions and use the same semantics (see “[Array Querying System Functions](#)” on page 745).

If the dimension is 0, then the query refers to the packed part (which is one-dimensional) of an array, and dimensions > 0 refer to the unpacked part of an array.

```

/* h= handle to open array, d=dimension */
int svLeft(const svOpenArrayHandle h, int d);
int svRight(const svOpenArrayHandle h, int d);
int svLow(const svOpenArrayHandle h, int d);
int svHigh(const svOpenArrayHandle h, int d);
int svIncrement(const svOpenArrayHandle h, int d);
int svSize(const svOpenArrayHandle h, int d);
int svDimensions(const svOpenArrayHandle h);

```

Access Functions

There are library functions available for copying data between open array handles and canonical form buffers provided by the C programmer. Likewise, there are functions to obtain the actual address of SystemVerilog data objects or of an individual element of an unpacked array.

Depending on the type of an element of an unpacked array, different access methods shall be used when working with elements.

- Packed arrays (`bit` or `logic`) are accessed via copying to or from the canonical representation.
- Scalars (1-bit value of type `bit` or `logic`) are accessed (read or written) directly.
- Other types of values (e.g., structures) are accessed via generic pointers; a library function calculates an address, and the user needs to provide the appropriate casting.
- Scalars and packed arrays are accessible via pointers only if the implementation supports this functionality (per array), e.g., one array can be represented in a form that allows such access, while another array might use a compacted representation that renders this functionality unfeasible (both occurring within the same simulator).

SystemVerilog allows arbitrary dimensions and, hence, an arbitrary number of indices. To facilitate this, variable argument list functions shall be used. For the sake of performance, specialized versions of all indexing functions are provided for one, two, or three indices.

Access to Actual Representation

The following functions provide an actual address of the whole array or of its individual elements. These functions shall be used for accessing elements of arrays of types compatible with C. These functions are also useful for vendors because they provide access to the actual representation for all types of arrays.

If the actual layout of the SystemVerilog array passed as an argument for an open unpacked array is different from the C layout, then it is not possible to access such an array as a whole; therefore, the address and size of such an array shall be undefined (0, to be exact). Nonetheless, the addresses of individual elements of an array shall be always supported.

Note:

No specific representation of an array is assumed here; hence, all functions use a generic pointer `void *`.

```
/* a pointer to the actual representation of the whole array
   of any type */
/* NULL if not in C layout */
void *svGetArrayPtr(const svOpenArrayHandle);

int svSizeOfArray(const svOpenArrayHandle); /* total size
   in bytes or 0 if not in C layout */

/* Return a pointer to an element of the array
   or NULL if index outside the range or null pointer */
```

```

void *svGetArrElemPtr(const svOpenArrayHandle, int idx1,
...);

/* specialized versions for 1-, 2- and 3-dimensional arrays:
*/
void *svGetArrElemPtr1(const svOpenArrayHandle, int idx1);
void *svGetArrElemPtr2(const svOpenArrayHandle, int idx1,
int idx2);
void *svGetArrElemPtr3(const svOpenArrayHandle, int idx1,
int idx2,int idx3);

```

Access to an individual array element via pointer makes sense only if the representation of such an element is the same as it would be for an individual value of the same type. Representation of array elements of type `scalar` or `packed value` is implementation dependent; the above functions shall return `NULL` if the representation of the array elements differs from the representation of individual values of the same type.

Access to Elements via Canonical Representation

This group of functions is meant for accessing elements that are packed arrays (`bit` or `logic`).

The following functions copy a single vector from a canonical representation to an element of an open array or copy the other way around. The element of an array is identified by indices, bound by the ranges of the actual argument, i.e., the original SystemVerilog ranges are used for indexing.

```

/* functions for translation between simulator and canonical
representations*/
/* s=source, d=destination */

/* From user space into simulator storage */
void svPutBitArrElemVecVal(const svOpenArrayHandle d, const
svBitVecVal* s,int idx1, ...);
void svPutBitArrElem1VecVal(const svOpenArrayHandle d,

```

```

const svBitVecVal* s, int idx1);
void svPutBitArrElem2VecVal(const svOpenArrayHandle d,
const svBitVecVal* s, int idx1, int idx2);
void svPutBitArrElem3VecVal(const svOpenArrayHandle d,
const svBitVecVal* s, int idx1, int idx2, int idx3);
void svPutLogicArrElemVecVal(const svOpenArrayHandle d,
const svLogicVecVal* s, int idx1, ...);
void svPutLogicArrElem1VecVal(const svOpenArrayHandle d,
const svLogicVecVal* s, int idx1);
void svPutLogicArrElem2VecVal(const svOpenArrayHandle d,
const svLogicVecVal* s, int idx1, int idx2);
void svPutLogicArrElem3VecVal(const svOpenArrayHandle d,
const svLogicVecVal* s, int idx1, int idx2, int idx3);

/* From simulator storage into user space */
void svGetBitArrElemVecVal(svBitVecVal* d, const
svOpenArrayHandle s, int idx1, ...);
void svGetBitArrElem1VecVal(svBitVecVal* d, const
svOpenArrayHandle s, int idx1);
void svGetBitArrElem2VecVal(svBitVecVal* d, const
svOpenArrayHandle s, int idx1, int idx2);
void svGetBitArrElem3VecVal(svBitVecVal* d, const
svOpenArrayHandle s, int idx1, int idx2, int idx3);
void svGetLogicArrElemVecVal(svLogicVecVal* d, const
svOpenArrayHandle s, int idx1, ...);
void svGetLogicArrElem1VecVal(svLogicVecVal* d, const
svOpenArrayHandle s, int idx1);
void svGetLogicArrElem2VecVal(svLogicVecVal* d, const
svOpenArrayHandle s, int idx1, int idx2);
void svGetLogicArrElem3VecVal(svLogicVecVal* d, const
svOpenArrayHandle s, int idx1, int idx2, int idx3);

```

The above functions copy the whole packed array in either direction.
The user is responsible for allocating an array in the canonical representation.

Access to Scalar Elements (bit and logic)

Another group of functions is needed for scalars (i.e., when an element of an array is a simple scalar, **bit**, or **logic**):

```

svBit svGetBitArrElem (const svOpenArrayHandle s, int idx1,
...);
svBit svGetBitArrElem1(const svOpenArrayHandle s, int
idx1);
svBit svGetBitArrElem2(const svOpenArrayHandle s, int idx1,
int idx2);
svBit svGetBitArrElem3(const svOpenArrayHandle s, int idx1,
int idx2,     int idx3);

svLogic svGetLogicArrElem (const svOpenArrayHandle s, int
idx1, ...);
svLogic svGetLogicArrElem1(const svOpenArrayHandle s, int
idx1);
svLogic svGetLogicArrElem2(const svOpenArrayHandle s, int
idx1, int idx2);
svLogic svGetLogicArrElem3(const svOpenArrayHandle s, int
idx1, int idx2,int idx3);

void svPutLogicArrElem (const svOpenArrayHandle d, svLogic
value, int idx1, ...);
void svPutLogicArrElem1(const svOpenArrayHandle d, svLogic
value, int idx1);
void svPutLogicArrElem2(const svOpenArrayHandle d, svLogic
value, int idx1,int idx2);
void svPutLogicArrElem3(const svOpenArrayHandle d, svLogic
value, int idx1,int idx2, int idx3);

void svPutBitArrElem (const svOpenArrayHandle d, svBit
value, int idx1, ...);
void svPutBitArrElem1(const svOpenArrayHandle d, svBit
value, int idx1);
void svPutBitArrElem2(const svOpenArrayHandle d, svBit
value, int idx1, int idx2);
void svPutBitArrElem3(const svOpenArrayHandle d, svBit
value, int idx1, int idx2, int idx3);

```

Access to Array Elements of Other Types

If an array's elements are of a type compatible with C, there is no need to use canonical representation. In such situations, the elements are accessed via pointers, i.e., the actual address of an element shall be computed first and then used to access the desired element.

Example 6—Two-dimensional Open Array

SystemVerilog:

```
typedef struct {int i; ... } MyType;

import "DPI-C" function void foo(input MyType i [] []); /* 2-
dimensional unsized

unpacked array of MyType */

MyType a_10x5 [11:20] [6:2];
MyType a_64x8 [64:1] [-1:-8];

foo(a_10x5);
foo(a_64x8);
```

C:

```
#include "svdpi.h"

typedef struct {int i; ... } MyType;

void foo(const svOpenArrayHandle h)
{
    MyType my_value;
    int i, j;
    int lo1 = svLow(h, 1);
    int hi1 = svHigh(h, 1);
    int lo2 = svLow(h, 2);
```

```

int hi2 = svHigh(h, 2);

for (i = lo1; i <= hi1; i++) {
    for (j = lo2; j <= hi2; j++) {

        my_value = *(MyType *) svGetArrElemPtr2(h, i, j);
        ...
        *(MyType *) svGetArrElemPtr2(h, i, j) = my_value;
        ...
    }
    ...
}

```

Example 7—Open Array

SystemVerilog:

```

typedef struct { ... } MyType;

import "DPI-C" function void foo(input MyType i [], output
MyType o []);

MyType source [11:20];
MyType target [11:20];

foo(source, target);

```

C:

```

#include "svdpi.h"

typedef struct ... } MyType;
void foo(const svOpenArrayHandle hin, const
svOpenArrayHandle hout)
{
    int count = svSize(hin, 1);
    MyType *s = (MyType *) svGetArrayPtr(hin);
    MyType *d = (MyType *) svGetArrayPtr(hout);

```

```

        if (s && d) { /* both arrays have C layout */

            /* an efficient solution using pointer arithmetic */
            while (count--)
                *d++ = *s++;

            /* even more efficient:
               memcpy(d, s, svSizeOfArray(hin));
            */
        }

    } else { /* less efficient yet implementation independent */

        int i = svLow(hin, 1);
        int j = svLow(hout, 1);
        while (i <= svHigh(hin, 1)) {
            *(MyType *)svGetArrElemPtr1(hout, j++) =
            *(MyType *)svGetArrElemPtr1(hin, i++);
        }
    }
}

```

Example 8—Access to Packed Arrays

SystemVerilog:

```

import "DPI-C" function void foo(input logic [127:0]);
import "DPI-C" function void boo(input logic [127:0] i []);
// open array of 128-bit

```

C:

```

#include "svdpi.h"

/* Copy out one 128-bit packed vector */
void foo(const svLogicVecVal* packed_vec_128_bit)
{
    svLogicVecVal arr[SV_PACKED_DATA_NELEMS(128)]; /* canonical rep */

```

```

        memcpy(arr, packed_vec_128_bit, sizeof(arr));
        ...
    }

    * Copy out each word of an open array of 128-bit packed
    vectors */
void boo(const svOpenArrayHandle h)
{
    int i;
    svLogicVecVal arr[SV_PACKED_DATA_NELEMS(128)]; /* canonical rep */
    for (i = svLow(h, 1); i <= svHigh(h, 1); i++) {
        const svLogicVecVal* ptr =
(svLogicVecVal*)svGetArrElemPtr1(h, i);
        memcpy(arr, ptr, sizeof(arr));
        ...
    }
    ...
}

```

SV3.1a-compatible Access to Packed Data (Deprecated Functionality)

The functionality described in this subclause is deprecated and need not be implemented by an IEEE 1800 simulator. The functionality provides backwards compatibility with Accellera SystemVerilog 3.1a (SV3.1a) regarding the semantics of packed array arguments. This subclause will describe the SV3.1a semantics.

The main difference between SV3.1a and IEEE 1800 semantics is that in SV3.1a, packed data arguments are passed by opaque handle types `svLogicPackedArrRef` and `svBitPackedArrRef`. An implementation need not do any conversion or marshalling of data into the canonical format. The C programmer is provided a set

of utility functions that copies data between actual vendor format and canonical format. Other utilities are provided that put and get bit-selects and part-selects from actual vendor representation.

Determining Compatibility Level of an Implementation

Function `svDpiVersion()` is provided to allow the determination of an implementation's support for this standard. In simulators that only support the SV3.1a standard, users must make use of the opaque handle types for all 2-state and 4-state arguments. See [“Implementation-dependent Representation” on page 1149](#).

When using an IEEE 1800 implementation, it is possible for users to make use of SV3.1a-compatible semantics on a per-function basis. Import and export declarations annotated with the "DPI" syntax shall yield the SV3.1a argument passing semantics on the C side of the interface. Import and export declarations annotated with the "DPI-C" syntax shall yield the IEEE 1800 argument passing semantics. See [“Global Name Space of Imported and Exported Functions” on page 792](#) and [“Import Declarations” on page 800](#).

The `svdpi.h` file may contain definitions and function prototypes for use with SV3.1a-compliant packed data access. IEEE 1800 implementations are not obligated to provide these definitions and prototypes in the include file.

If an IEEE 1800 implementation does not support the functionality in this subclause, it is possible that the DPI C code may not successfully bind to the implementation.

svdpi.h Definitions for SV3.1a-style Packed Data Processing

The following definitions are used to define SV3.1a-style canonical access to packed data.

```
/* 2-state and 4-state vectors, modeled upon PLI's avalue/bvalue */
#define SV_CANONICAL_SIZE(WIDTH) (( (WIDTH)+31) >>5)

typedef uint32_t svBitVec32;
/* (a chunk of) packed bit array */

typedef struct { unsigned int c; unsigned int d; }
    svLogicVec32; /* (a chunk of) packed logic array */
```

The following definitions describe implementation-dependent packed data representation.

```
/* reference to a standalone packed array */
typedef void* svBitPackedArrRef;
typedef void* svLogicPackedArrRef;

/* total size in bytes of the simulator's representation of
   a packed array */
/* width in bits */

int svSizeOfBitPackedArr(int width);

int svSizeOfLogicPackedArr(int width);
```

The following functions provide translation between actual vendor representation and canonical representation. The functions copy the whole array in either direction. The user is responsible for providing the correct width and for allocating an array in the canonical representation. The contents of the unused bits are undetermined.

Although the put and get functionality provided for bit and logic packed arrays is sufficient, yet basic, it requires unnecessary copying of the whole packed array when perhaps only some bits are needed. For the sake of convenience and improved performance, bit-selects and limited (up to 32 bits) part-selects are also supported.

```
/* s=source, d=destination, w=width */
/* actual <- canonical */
void svPutBitVec32 (svBitPackedArrRef d, const svBitVec32*
s, int w);
void svPutLogicVec32 (svLogicPackedArrRef d, const
svLogicVec32* s, int w);

/* canonical <- actual */
void svGetBitVec32 (svBitVec32* d, const svBitPackedArrRef
s, int w);
void svGetLogicVec32 (svLogicVec32* d, const
svLogicPackedArrRef s, int w);
```

The following functions provide support for bit-select processing on actual vendor data representation.

```
/* Packed arrays are assumed to be indexed n-1:0, where 0
is the index of
    LSB */
/* functions for bit-select */
/* s=source, i=bit-index */
svBit svGetSelectBit(const svBitPackedArrRef s, int i);
svLogic svGetSelectLogic(const svLogicPackedArrRef s, int
i);
/* d=destination, i=bit-index, s=scalar */
void svPutSelectBit(svBitPackedArrRef d, int i, svBit s);
void svPutSelectLogic(svLogicPackedArrRef d, int i, svLogic
s);
```

Limited (up to 32-bit) part-selects are supported. A part-select is a slice of a packed array of types bit or logic. Array slices are not supported for unpacked arrays. Functions for part-selects only allow access (read/write) to a narrow subrange of up to 32 bits. Canonical

representation shall be used for such narrow vectors. If the specified range of a part-select is not fully contained within the normalized range of an array, the behavior is undetermined.

```
/*
 * functions for part-select
 *
 * a narrow (<=32 bits) part-select is copied between
 * the implementation representation and a single chunk of
 * canonical representation
 * Normalized ranges and indexing [n-1:0] are used for both
arrays:
 * the array in the implementation representation and the
canonical array.
 *
 * s=source, d=destination, i=starting bit index, w=width
 * like for variable part-selects; limitations: w <= 32
 *
 * In part-select operations, the data are copied to or from
the
 * canonical representation part ('chunk') designated by
range [w-1:0]
 * and the implementation representation part designated by
range [w+i-1:i].
 */

/* canonical <-> actual */
void svGetPartSelectBit(svBitVec32* d, const
svBitPackedArrRef s, int i,int w);
svBitVec32 svGetBits(const svBitPackedArrRef s, int i, int
w);
svBitVec32 svGet32Bits(const svBitPackedArrRef s, int i); /
/ 32-bits
uint64_t svGet64Bits(const svBitPackedArrRef s, int i); // 64-bits
void svGetPartSelectLogic(svLogicVec32* d, const
svLogicPackedArrRef s, int i, int w);

/* actual <-> canonical */
void svPutPartSelectBit(svBitPackedArrRef d, const
svBitVec32 s, int i,int w);
void svPutPartSelectLogic(svLogicPackedArrRef d, const
```

```
svLogicVec32 s, int i,int w);
```

Source-level Compatibility Include File svdpi_src.h

Only two symbols are defined: the macros that allow declaring variables to represent the SystemVerilog packed arrays of type bit or logic. Applications that do not need this file to compile are deemed binary-compatible. In other words, the DPI C code does not need to be recompiled to run on different simulators. Applications that make use of svdpi_src.h must be recompiled for each simulator on which they are to be run.

```
#define SV_BIT_PACKED_ARRAY(WIDTH,NAME) ...
#define SV_LOGIC_PACKED_ARRAY(WIDTH,NAME) ...
```

The actual definitions are implementation-specific, but must not define an array type (see definition in 6.2.5 in ISO 9899-2001). For example, a SystemVerilog simulator might define the latter macro as follows:

```
#define SV_LOGIC_PACKED_ARRAY(WIDTH,NAME) \
    struct { svLogicVec32 __unnamed \
[SV_CANONICAL_SIZE(WIDTH)] ; } NAME
```

Example 9—Deprecated SV3.1a Binary Compatible Application

SystemVerilog:

```
typedef struct {int x; int y;} pair;
import "DPI" function void foo(input int i1, pair i2, output
logic [63:0] o3);

export "DPI" function exported_sv_func;
```

```
function void exported_sv_func(input int i, output int o [0:7]);
    begin ... end
endfunction
```

C:

```
include "svdpi.h"
typedef struct {int x; int y;} pair;
extern void exported_sv_func(int, int *); /* imported from SystemVerilog */
void foo(const int i1, const pair *i2, svLogicPackedArrRef* o3)
{
    svLogicVec32 arr[SV_CANONICAL_SIZE(64)]; /* 2 chunks needed */
    int tab[8];
    printf("%d\n", i1);
    arr[0].c = i2->x;
    arr[0].d = 0;
    arr[1].c = i2->y;
    arr[1].d = 0;
    svPutLogicVec32(o3, arr, 64);

    /* call SystemVerilog */
    exported_sv_func(i1, tab); /* tab passed by reference */
    ...
}
```

Example 10—Deprecated SV3.1a Compatible Application

SystemVerilog:

```
typedef struct {int a; bit [6:1][1:8] b [65:2]; int c;} triple;
// troublesome mix of C types and packed arrays
import "DPI" function void foo(input triple t);

export "DPI" function exported_sv_func;
```

```

function void exported_sv_func(input int i, output logic [63:0] o);
    begin ... end
endfunction

```

C:

```

include "svdpi.h"
#include "svdpi_src.h"

typedef struct {
    int a;
    SV_BIT_PACKED_ARRAY(6*8, b) [64];
/* implementation-specific representation */
    int c;
} triple;
/* Note that 'b' is defined as for 'bit [6*8-1:0] b [63:0]' */

extern void exported_sv_func(int, svLogicPackedArrRef); /* imported from

SystemVerilog */

void foo(const triple *t)
{
    int j;
/* canonical representation */
    svBitVec32 aB[SV_CANONICAL_SIZE(6*8)]; /* 6*8 packed
bits */
    svLogicVec32 aL[SV_CANONICAL_SIZE(64)];

/* implementation-specific representation */
    SV_LOGIC_PACKED_ARRAY(64, my_tab);

    printf("%d %d\n", t->a, t->c);
    for (i = 0; i < 64; i++) {
        svGetBitVec32(aB, (svBitPackedArrRef)&(t->b[i]),
6*8);
        ...
    }
    ...
}

```

```

/* call SystemVerilog */
exported_sv_func(2, (svLogicPackedArrRef)&my_tab); /*  

by reference */  

    svGetLogicVec32(aL, (svLogicPackedArrRef)&my_tab, 64);  

    ...  

}

```

Example 11—Deprecated SV3.1a Binary Compatible Calls of Export Functions

This example demonstrates that the source compatibility include file svdpi_src.h is not needed if a C function dynamically allocates the data structure for simulator representation of a packed array to be passed to an exported SystemVerilog function.

SystemVerilog:

```

export "DPI" function myfunc;  

...  

function void myfunc (output logic [31:0] r); ...  

...

```

C:

```

include "svdpi.h"  

extern void myfunc (svLogicPackedArrRef r); /* exported from  

SV */  

/* output logic packed 32-bits */  

...  

svLogicVec32 my_r[SV_CANONICAL_SIZE(32)];  

/* my array, canonical representation */  

/* allocate memory for logic packed 32-bits in simulator's  

representation */  

svLogicPackedArrRef r =  

(svLogicPackedArrRef)malloc(svSizeOfLogicPackedArr(32));  

myfunc(r);

```

```
/* canonical <- actual */
svGetLogicVec32(my_r, r, 32);
/* shall use only the canonical representation from now on */
free(r); /* do not need any more */
...
```

G

Include File svdpi.h

This annex shows the contents of the `svdpi.h` include file. This is a normative include file that must be provided by all SystemVerilog simulators. However, there is deprecated functionality at the bottom of the file that need not be provided. This functionality is clearly delimited by comments in the file.

Implementations shall ensure that types `uint8_t` and `uint32_t` are defined, but the exact method of doing so is not prescribed by this standard. The section in the include file shown below is a suggested way of defining `uint8_t` and `uint32_t` for a wide variety of SystemVerilog platforms.

```
/*
 * svdpi.h
 *
 * SystemVerilog Direct Programming Interface (DPI).
 *
 * This file contains the constant definitions, structure
 * definitions,
```

```

 * and routine declarations used by SystemVerilog DPI.
 */

#ifndef INCLUDED_SVDPI
#define INCLUDED_SVDPI

#ifdef __cplusplus
extern "C" {
#endif

/* Ensure that size-critical types are defined on all OS
platforms. */
#if defined (_MSC_VER)
typedef unsigned __int64 uint64_t;
typedef unsigned __int32 uint32_t;
typedef unsigned __int8 uint8_t;
typedef signed __int64 int64_t;
typedef signed __int32 int32_t;
typedef signed __int8 int8_t;
#elif defined(_MINGW32_)
#include <stdint.h>
#elif defined(_linux)
#include <inttypes.h>
#else
#include <sys/types.h>
#endif

/* Use to export a symbol from application */
#if defined (_MSC_VER)
#define DPI_DLLSPEC __declspec(dllexport)
#else
#define DPI_DLLSPEC
#endif

/* Use to import a symbol into application */
#if defined (_MSC_VER)
#define DPI_DLLESPEC __declspec(dllexport)
#else
#define DPI_DLLESPEC
#endif

/* Use to mark a function as external */

```

Include File svdpi.h

1136

```

#ifndef DPI_EXTERN
#define DPI_EXTERN
#endif

#ifndef DPI_PROTOTYPES
#define DPI_PROTOTYPES
/* object is defined imported by the application */
#define XTERN DPI_EXTERN DPI_DLLSPEC
/* object is exported by the application */
#define ETERN DPI_EXTERN DPI_DLLESPEC
#endif

/* canonical representation */
#define sv_0 0
#define sv_1 1
#define sv_z 2
#define sv_x 3

/* common type for 'bit' and 'logic' scalars. */
typedef uint8_t svScalar;
typedef svScalar svBit; /* scalar */
typedef svScalar svLogic; /* scalar */

/*
 * DPI representation of packed arrays.
 * 2-state and 4-state vectors, exactly the same as PLI's
 * avalue/bvalue.
 */
#ifndef VPI_VECVAL
#define VPI_VECVAL
typedef struct vpi_vecval {
    uint32_t a;
    uint32_t b;
} s_vpi_vecval, *p_vpi_vecval;
#endif

/* (a chunk of) packed logic array */
typedef s_vpi_vecval svLogicVecVal;

/* (a chunk of) packed bit array */
typedef uint32_t svBitVecVal;

```

```

/* Number of chunks required to represent the given width
packed array */
#define SV_PACKED_DATA_NELEMS(WIDTH) (((WIDTH) + 31) >> 5)

/*
 * Because the contents of the unused bits is undetermined,
 * the following macros can be handy.
 */
#define SV_MASK(N) (~(-1 << (N)))

#define SV_GET_UNSIGNED_BITS(VALUE, N) \
((N) == 32 ? (VALUE) : ((VALUE) & SV_MASK(N)))

#define SV_GET_SIGNED_BITS(VALUE, N) \
((N) == 32 ? (VALUE) : \
(((VALUE) & (1 << (N))) ? ((VALUE) | ~SV_MASK(N)) : \
((VALUE) & SV_MASK(N))));

/*
 * Implementation-dependent representation.
 */
/*
 * Return implementation version information string ("P1800-
2005" or "SV3.1a").
 */
XXTERN const char* svDpiVersion();

/* a handle to a scope (an instance of a module or interface)
*/
XXTERN typedef void* svScope;

/* a handle to a generic object (actually, unsized array) */
XXTERN typedef void* svOpenArrayHandle;

/*
 * Bit-select utility functions.
 *
 * Packed arrays are assumed to be indexed n-1:0,
 * where 0 is the index of LSB
 */
/* s=source, i=bit-index */

```

Include File svdpi.h

1138

```

XXTERN svBit svGetBitselBit(const svBitVecVal* s, int i);
XXTERN svLogic svGetBitselLogic(const svLogicVecVal* s, int i);

/* d=destination, i=bit-index, s=scalar */
XXTERN void svPutBitselBit(svBitVecVal* d, int i, svBit s);
XXTERN void svPutBitselLogic(svLogicVecVal* d, int i,
                             svLogic s);

/*
 * Part-select utility functions.
 *
 * A narrow (<=32 bits) part-select is extracted from the
 * source representation and written into the destination
 * word.
 *
 * Normalized ranges and indexing [n-1:0] are used for both
 * arrays.
 *
 * s=source, d=destination, i=starting bit index, w=width
 * like for variable part-selects; limitations: w <= 32
 */
XXTERN void svGetPartselBit(svBitVecVal* d, const
                            svBitVecVal* s, int i, int w);
XXTERN void svGetPartselLogic(svLogicVecVal* d, const
                             svLogicVecVal* s, int i, int w);

XXTERN void svPutPartselBit(svBitVecVal* d, const
                           svBitVecVal s, int i, int w);
XXTERN void svPutPartselLogic(svLogicVecVal* d, const
                             svLogicVecVal s, int i, int w);

/*
 * Open array querying functions
 * These functions are modeled upon the SystemVerilog array
 * querying functions and use the same semantics.
 *
 * If the dimension is 0, then the query refers to the
 * packed part of an array (which is one-dimensional).
 * Dimensions > 0 refer to the unpacked part of an array.
 */

```

```

/* h= handle to open array, d=dimension */
XXTERN int svLeft(const svOpenArrayHandle h, int d);
XXTERN int svRight(const svOpenArrayHandle h, int d);
XXTERN int svLow(const svOpenArrayHandle h, int d);
XXTERN int svHigh(const svOpenArrayHandle h, int d);
XXTERN int svIncrement(const svOpenArrayHandle h, int d);
XXTERN int svLength(const svOpenArrayHandle h, int d);
XXTERN int svDimensions(const svOpenArrayHandle h);

/*
 * Pointer to the actual representation of the whole array
 * of any type
 * NULL if not in C layout
 */
XXTERN void *svGetArrayPtr(const svOpenArrayHandle);

/* total size in bytes or 0 if not in C layout */
XXTERN int svSizeOfArray(const svOpenArrayHandle);

/*
 * Return a pointer to an element of the array
 * or NULL if index outside the range or null pointer
 */
XXTERN void *svGetArrElemPtr(const svOpenArrayHandle, int
idx1, ...);

/* specialized versions for 1-, 2- and 3-dimensional arrays:
*/
XXTERN void *svGetArrElemPtr1(const svOpenArrayHandle, int
idx1);
XXTERN void *svGetArrElemPtr2(const svOpenArrayHandle, int
idx1, int idx2);
XXTERN void *svGetArrElemPtr3(const svOpenArrayHandle, int
idx1, int idx2,
int idx3);

/*
 * Functions for copying between simulator storage and user
space.
 * These functions copy the whole packed array in either
direction.
 * The user is responsible for allocating an array to hold the

```

Include File svdpi.h

1140

```

 * canonical representation.
 */

/* s=source, d=destination */
/* From user space into simulator storage */
XXTERN void svPutBitArrElemVecVal(const svOpenArrayHandle
d, const svBitVecVal* s,
        int idx1, ...);
XXTERN void svPutBitArrElem1VecVal(const svOpenArrayHandle
d, const svBitVecVal* s,
        int idx1);
XXTERN void svPutBitArrElem2VecVal(const svOpenArrayHandle
d, const svBitVecVal* s,
        int idx1, int idx2);
XXTERN void svPutBitArrElem3VecVal(const svOpenArrayHandle
d, const svBitVecVal* s,
        int idx1, int idx2, int idx3);
XXTERN void svPutLogicArrElemVecVal(const svOpenArrayHandle
d, const svLogicVecVal* s,
        int idx1, ...);
XXTERN void svPutLogicArrElem1VecVal(const
svOpenArrayHandle d, const svLogicVecVal* s,
        int idx1);
XXTERN void svPutLogicArrElem2VecVal(const
svOpenArrayHandle d, const svLogicVecVal* s,
        int idx1, int idx2);
XXTERN void svPutLogicArrElem3VecVal(const
svOpenArrayHandle d, const svLogicVecVal* s,
        int idx1, int idx2, int idx3);

/* From simulator storage into user space */
XXTERN void svGetBitArrElemVecVal(svBitVecVal* d, const
svOpenArrayHandle s,
        int idx1, ...);
XXTERN void svGetBitArrElem1VecVal(svBitVecVal* d, const
svOpenArrayHandle s,
        int idx1);
XXTERN void svGetBitArrElem2VecVal(svBitVecVal* d, const
svOpenArrayHandle s,
        int idx1, int idx2);
XXTERN void svGetBitArrElem3VecVal(svBitVecVal* d, const
svOpenArrayHandle s,
        int idx1, int idx2, int idx3);

```

```

XXTERN void svGetLogicArrElemVecVal(svLogicVecVal* d, const
svOpenArrayHandle s,
    int idx1, ...);
XXTERN void svGetLogicArrElem1VecVal(svLogicVecVal* d,
const svOpenArrayHandle s,
    int idx1);
XXTERN void svGetLogicArrElem2VecVal(svLogicVecVal* d,
const svOpenArrayHandle s,
    int idx1, int idx2);
XXTERN void svGetLogicArrElem3VecVal(svLogicVecVal* d,
const svOpenArrayHandle s,
    int idx1, int idx2, int idx3);

XXTERN svBit svGetBitArrElem(const svOpenArrayHandle s, int
idx1, ...);
XXTERN svBit svGetBitArrElem1(const svOpenArrayHandle s, int
idx1);
XXTERN svBit svGetBitArrElem2(const svOpenArrayHandle s, int
idx1, int idx2);
XXTERN svBit svGetBitArrElem3(const svOpenArrayHandle s, int
idx1, int idx2,
    int idx3);
XXTERN svLogic svGetLogicArrElem(const svOpenArrayHandle s,
int idx1, ...);
XXTERN svLogic svGetLogicArrElem1(const svOpenArrayHandle
s, int idx1);
XXTERN svLogic svGetLogicArrElem2(const svOpenArrayHandle
s, int idx1, int idx2);
XXTERN svLogic svGetLogicArrElem3(const svOpenArrayHandle
s, int idx1, int idx2,
    int idx3);
XXTERN void svPutLogicArrElem(const svOpenArrayHandle d,
svLogic value, int idx1,
    ...);
XXTERN void svPutLogicArrElem1(const svOpenArrayHandle d,
svLogic value, int idx1);
XXTERN void svPutLogicArrElem2(const svOpenArrayHandle d,
svLogic value, int idx1,
    int idx2);
XXTERN void svPutLogicArrElem3(const svOpenArrayHandle d,
svLogic value, int idx1,
    int idx2, int idx3);
XXTERN void svPutBitArrElem(const svOpenArrayHandle d, svBit

```

Include File svdpi.h

1142

```

value, int idx1, ...);
XXTERN void svPutBitArrElem1(const svOpenArrayHandle d,
svBit value, int idx1);
XXTERN void svPutBitArrElem2(const svOpenArrayHandle d,
svBit value, int idx1,
int idx2);
XXTERN void svPutBitArrElem3(const svOpenArrayHandle d,
svBit value, int idx1,
int idx2, int idx3);

/* Functions for working with DPI context */
/*
 * Retrieve the active instance scope currently associated
with the executing
 * imported function. Unless a prior call to svSetScope has
occurred, this
 * is the scope of the function's declaration site, not call
site.
 * Returns NULL if called from C code that is *not* an
imported function.
*/
XXTERN svScope svGetScope();

/*
 * Set context for subsequent export function execution.
 * This function must be called before calling an export
function, unless
 * the export function is called while executing an extern
function. In that
 * case the export function shall inherit the scope of the
surrounding extern
 * function. This is known as the "default scope".
 * The return is the previous active scope (per svGetScope)
*/
XXTERN svScope svSetScope(const svScope scope);

/* Gets the fully qualified name of a scope handle */
XXTERN const char* svGetNameFromScope(const svScope);

/*
 * Retrieve svScope to instance scope of an arbitrary function
declaration.
 * (can be either module, program, interface, or generate

```

```

scope)
 * The return value shall be NULL for unrecognized scope
names.
 */
XXTERN svScope svGetScopeFromName(const char* scopeName);

/*
 * Store an arbitrary user data pointer for later retrieval
by svGetUserData()
 * The userKey is generated by the user. It must be guaranteed
by the user to
 * be unique from all other userKey's for all unique data
storage requirements
 * It is recommended that the address of static functions
or variables in the
 * user's C code be used as the userKey.
 * It is illegal to pass in NULL values for either the scope
or userData
 * arguments. It is also an error to call svPutUserData()
with an invalid
 * svScope. This function returns -1 for all error cases, 0
upon success. It is
 * suggested that userData values of 0 (NULL) not be used
as otherwise it can
 * be impossible to discern error status returns when calling
svGetUserData()
 */
XXTERN int svPutUserData(const svScope scope, void *userKey,
void* userData);

/*
 * Retrieve an arbitrary user data pointer that was previously
 * stored by a call to svPutUserData(). See the comment above
 * svPutUserData() for an explanation of userKey, as well as
 * restrictions on NULL and illegal svScope and userKey
values.
 * This function returns NULL for all error cases, 0 upon
success.
 * This function also returns NULL in the event that a prior
call
 * to svPutUserData() was never made.
 */
XXTERN void* svGetUserData(const svScope scope, void*

```

Include File svdpi.h

1144

```

userKey) ;

/*
 * Returns the file and line number in the SV code from which
the extern call
 * was made. If this information available, returns TRUE and
updates fileName
 * and lineNumber to the appropriate values. Behavior is
unpredictable if
 * fileName or lineNumber are not appropriate pointers. If
this information is
 * not available return FALSE and contents of fileName and
lineNumber not
 * modified. Whether this information is available or not
is implementation-
 * specific. Note that the string provided (if any) is owned
by the SV
 * implementation and is valid only until the next call to
any SV function.
 * Applications must not modify this string or free it
*/
XXTERN int svGetCallerInfo(const char** fileName, int
*lineNumber);

/*
 * Returns 1 if the current execution thread is in the
disabled state.
 * Disable protocol must be adhered to if in the disabled
state.
*/
XXTERN int svIsDisabledState();

/*
 * Imported functions call this API function during disable
processing to
 * acknowledge that they are correctly participating in the
DPI disable protocol.
 * This function must be called before returning from an
imported function that is
 * in the disabled state.
*/
XXTERN void svAckDisabledState();
/*

```

```

*****
* DEPRECATED PORTION OF FILE STARTS FROM HERE.
* IEEE-P1800-compliant tools may not provide
* support for the following functionality.

*****
*/



/*
 * Canonical representation of packed arrays
 * 2-state and 4-state vectors, modeled upon PLI's avalue/
bvalue
 */
#define SV_CANONICAL_SIZE(WIDTH) (((WIDTH)+31)>>5)
typedef unsigned int svBitVec32; /* (a chunk of) packed bit
array */
typedef struct { unsigned int c; unsigned int d; }
svLogicVec32; /* (a chunk of) packed logic array */

/* reference to a standalone packed array */
typedef void* svBitPackedArrRef;
typedef void* svLogicPackedArrRef;

/*
 * total size in bytes of the simulator's representation of
a packed array
 * width in bits
 */
EXTERN int svSizeOfBitPackedArr(int width);
EXTERN int svSizeOfLogicPackedArr(int width);

/* Translation between the actual representation and the
canonical representation */

/* s=source, d=destination, w=width */
/* actual <-> canonical */
EXTERN void svPutBitVec32(svBitPackedArrRef d, const
svBitVec32* s, int w);
EXTERN void svPutLogicVec32(svLogicPackedArrRef d, const
svLogicVec32* s, int w);

```

```

/* canonical <-- actual */
XXTERN void svGetBitVec32(svBitVec32* d, const
svBitPackedArrRef s, int w);
XXTERN void svGetLogicVec32(svLogicVec32* d, const
svLogicPackedArrRef s, int w);

/*
 * Bit-select functions
 * Packed arrays are assumed to be indexed n-1:0,
 * where 0 is the index of LSB
 */

/* s=source, i=bit-index */
XXTERN svBit svGetSelectBit(const svBitPackedArrRef s, int
i);
XXTERN svLogic svGetSelectLogic(const svLogicPackedArrRef
s, int i);

/* d=destination, i=bit-index, s=scalar */
XXTERN void svPutSelectBit(svBitPackedArrRef d, int i, svBit
s);
XXTERN void svPutSelectLogic(svLogicPackedArrRef d, int i,
svLogic s);

/*
 * functions for part-select
 *
 * a narrow (<=32 bits) part-select is copied between
 * the implementation representation and a single chunk of
 * canonical representation
 * Normalized ranges and indexing [n-1:0] are used for both
arrays:
 * the array in the implementation representation and the
canonical array.
 *
 * s=source, d=destination, i=starting bit index, w=width
 * like for variable part-selects; limitations: w <= 32
*/
/* canonical <-- actual */
XXTERN void svGetPartSelectBit(svBitVec32* d, const
svBitPackedArrRef s,
int i, int w);

```

```

XXTERN svBitVec32 svGetBits(const svBitPackedArrRef s, int
i, int w);
XXTERN svBitVec32 svGet32Bits(const svBitPackedArrRef s, int
i); /* 32-bits */

XXTERN uint64_t svGet64Bits(const svBitPackedArrRef s, int
i);

/* 64-bits */
XXTERN void svGetPartSelectLogic(svLogicVec32* d, const
svLogicPackedArrRef s,
    int i, int w);
/* actual <-- canonical */
XXTERN void svPutPartSelectBit(svBitPackedArrRef d, const
svBitVec32 s,
    int i, int w);
XXTERN void svPutPartSelectLogic(svLogicPackedArrRef d,
const svLogicVec32 s,
    int i, int w);

/*
 * Functions for open array translation between simulator
and canonical representations.
 * These functions copy the whole packed array in either
direction. The user is
 * responsible for allocating an array in the canonical
representation.
 */

/* s=source, d=destination */
/* actual <-- canonical */
XXTERN void svPutBitArrElemVec32(const svOpenArrayHandle d,
const svBitVec32* s,
    int idx1, ...);
XXTERN void svPutBitArrElem1Vec32(const svOpenArrayHandle
d, const svBitVec32* s,
    int idx1);
XXTERN void svPutBitArrElem2Vec32(const svOpenArrayHandle
d, const svBitVec32* s,
    int idx1, int idx2);
XXTERN void svPutBitArrElem3Vec32(const svOpenArrayHandle
d, const svBitVec32* s,
    int idx1, int idx2, int idx3);

```

Include File svdpi.h

1148

```

XXTERN void svPutLogicArrElemVec32(const svOpenArrayHandle
d, const svLogicVec32* s,
        int idx1, ...);
XXTERN void svPutLogicArrElem1Vec32(const svOpenArrayHandle
d, const svLogicVec32* s,
        int idx1);
XXTERN void svPutLogicArrElem2Vec32(const svOpenArrayHandle
d, const svLogicVec32* s,
        int idx1, int idx2);
XXTERN void svPutLogicArrElem3Vec32(const svOpenArrayHandle
d, const svLogicVec32* s,
        int idx1, int idx2, int idx3);

/* canonical <-- actual */
XXTERN void svGetBitArrElemVec32(svBitVec32* d, const
svOpenArrayHandle s,
        int idx1, ...);
XXTERN void svGetBitArrElem1Vec32(svBitVec32* d, const
svOpenArrayHandle s,
        int idx1);
XXTERN void svGetBitArrElem2Vec32(svBitVec32* d, const
svOpenArrayHandle s,
        int idx1, int idx2);
XXTERN void svGetBitArrElem3Vec32(svBitVec32* d, const
svOpenArrayHandle s,
        int idx1, int idx2, int idx3);
XXTERN void svGetLogicArrElemVec32(svLogicVec32* d, const
svOpenArrayHandle s,
        int idx1, ...);
XXTERN void svGetLogicArrElem1Vec32(svLogicVec32* d, const
svOpenArrayHandle s,
        int idx1);
XXTERN void svGetLogicArrElem2Vec32(svLogicVec32* d, const
svOpenArrayHandle s,
        int idx1, int idx2);
XXTERN void svGetLogicArrElem3Vec32(svLogicVec32* d, const
svOpenArrayHandle s,
        int idx1, int idx2, int idx3);

/*
*****
* DEPRECATED PORTION OF FILE ENDS HERE.

```

```
*****  
*/  
  
#undef DPI_EXTERN  
  
#ifdef DPI_PROTOTYPES  
#undef DPI_PROTOTYPES  
#undef XXTERN  
#undef EETERN  
#endif  
  
#ifdef __cplusplus  
}  
#endif  
#endif
```

H

sv_vpi_user.h

```
/*****
***** sv_vpi_user.h
*****
* SystemVerilog VPI extensions.
*
* This file contains the constant definitions, structure
definitions, and
* routine declarations used by the Verilog PLI procedural
interface VPI
* access routines.
*
*****
*****/
```



```
/*****
***** NOTE:
* The constant values 600 through 999 are reserved for use
in this file.
* - the range 600-749 is reserved for SV VPI model extensions
```

```

* - the range 750-779 is reserved for the Coverage VPI
* - the range 800-899 is reserved for the Reader VPI
* Overlaps in the numerical ranges are permitted for
different categories
* of identifiers; e.g.
* - object types
* - properties
* - callbacks
***** */
***** */

#ifndef SV_VPI_USER_H
#define SV_VPI_USER_H

#include "vpi_user.h"

#ifdef __cplusplus
extern "C" {
#endif

/********************* OBJECT TYPES
***** */
#define vpiPackage          600
#define vpiInterface        601
#define vpiProgram          602
#define vpiInterfaceArray   603
#define vpiProgramArray     604
#define vpiTypespec         605
#define vpiModport          606
#define vpiInterfaceTfDecl  607
#define vpiRefObj           608

/* variables */
#define vpiVarBit           vpiRegBit
#define vpiLongIntVar       610
#define vpiShortIntVar      611
#define vpiIntVar           612
#define vpiShortRealVar    613
#define vpiByteVar          614
#define vpiClassVar         615
#define vpiStringVar        616
#define vpiEnumVar          617

```

#define vpiStructVar	618
#define vpiUnionVar	619
#define vpiBitVar	620
#define vpiLogicVar	vpiReg
#define vpiArrayVar	vpiRegArray
#define vpiClassObj	621
/* typespecs */	
#define vpiLongIntTypespec	625
#define vpiShortRealTypespec	626
#define vpiByteTypespec	627
#define vpiShortIntTypespec	628
#define vpiIntTypespec	629
#define vpiClassTypespec	630
#define vpiStringTypespec	631
#define vpiEnumTypespec	633
#define vpiEnumConst	634
#define vpiIntegerTypespec	635
#define vpiTimeTypespec	636
#define vpiRealTypespec	637
#define vpiStructTypespec	638
#define vpiUnionTypespec	639
#define vpiBitTypespec	640
#define vpiLogicTypespec	641
#define vpiArrayTypespec	642
#define vpiVoidTypespec	643
#define vpiTypespecMember	644
#define vpiClockingBlock	650
#define vpiClockingIODEcl	651
#define vpiClassDefn	652
#define vpiConstraint	653
#define vpiConstraintOrdering	654
#define vpiDistItem	645
#define vpiAliasStmt	646
#define vpiThread	647
#define vpiMethodFuncCall	648
#define vpiMethodTaskCall	649
/* concurrent assertions */	
#define vpiAssert	686

#define vpiAssume	687
#define vpiCover	688
#define vpiDisableCondition	689
#define vpiClockingEvent	690
/* property decl, spec */	
#define vpiPropertyDecl	655
#define vpiPropertySpec	656
#define vpiPropertyExpr	657
#define vpiMulticlockSequenceExpr	658
#define vpiClockedSeq	659
#define vpiPropertyInst	660
#define vpiSequenceDecl	661
#define vpiActualArgExpr	663
#define vpiSequenceInst	664
#define vpiImmediateAssert	665
#define vpiReturn	666
/* pattern */	
#define vpiAnyPattern	667
#define vpiTaggedPattern	668
#define vpiStructPattern	669
/* do .. while */	
#define vpiDoWhile	670
/* waits */	
#define vpiOrderedWait	671
#define vpiWaitFork	672
/* disables */	
#define vpiDisableFork	673
#define vpiExpectStmt	674
#define vpiForEachStmt	675
#define vpiFinal	676
#define vpiExtends	677
#define vpiDistribution	678
#define vpiIdentifier	679
#define vpiArrayNet	vpiNetArray
#define vpiEnumNet	680
#define vpiIntegerNet	681
#define vpiLogicNet	vpiNet
#define vpiTimeNet	682
#define vpiStructNet	683
#define vpiBreak	684
#define vpiContinue	685

```

/********************* METHODS
*****
/***** methods used to traverse 1 to 1 relationships
*****
#define vpiActual          700
#define vpiTypedefAlias    701
#define vpiIndexTypespec   702
#define vpiBaseTypespec    703
#define vpiElemTypespec    704
#define vpiInputSkew        706
#define vpiOutputSkew       707
#define vpiDefaultClocking 709
#define vpiOrigin           713
#define vpiPrefix            714
#define vpiWith              715
#define vpiProperty          718
#define vpiValueRange        720
#define vpiPattern           721
#define vpiWeight            722
*****
/***** methods used to traverse 1 to many
relationships *****/
#define vpiTypedef          725
#define vpiImport             726
#define vpiDerivedClasses    727
#define vpiMethods            730
#define vpiSolveBefore        731
#define vpiSolveAfter         732
#define vpiWaitingProcesses   734
#define vpiMessages           735
#define vpiLoopVars           737

```

```

#define vpiConcurrentAssertions    740
#define vpiMatchItem                741
#define vpiMember                   742

/***** methods used to traverse 1 to many
relationships *****/
#define vpiAssertion                 744

/***** methods used to traverse both 1-1 and 1-many
relations *****/
#define vpiInstance                  745

/
***** generic object properties
*****/

#define vpiTop                      600
#define vpiUnit                     602

#define vpiAccessType                604
#define vpiForkJoinAcc               1
#define vpiExternAcc                 2
#define vpiDPIExternAcc              3
#define vpiDPImportAcc                4

#define vpiArrayType                 606
#define vpiStaticArray                1
#define vpiDynamicArray               2
#define vpiAssocArray                 3
#define vpiQueueArray                 4
#define vpiArrayMember                607

#define vpiIsRandomized              608
#define vpiLocalVarDecls              609

```

```

#define vpiRandType          610
#define vpiNotRand           1
#define vpiRand               2
#define vpiRandC              3
#define vpiPortType           611
#define vpiInterfacePort      1
#define vpiModportPort        2
/* vpiPort is also a port type. It is defined in vpi_user.h */

#define vpiConstantVariable   612
#define vpiStructUnionMember   615

#define vpiVisibility          620
#define vpiPublicVis            1
#define vpiProtectedVis         2
#define vpiLocalVis             3

/* Return values for vpiConstType property */
#define vpiNullConst            8
#define vpiOneStepConst          9
#define vpiUnboundedConst       10

#define vpiAlwaysType           624
#define vpiAlwaysComb            2
#define vpiAlwaysFF              3
#define vpiAlwaysLatch            4

#define vpiDistType              625
#define vpiEqualDist             1 /* constraint equal
distribution */
#define vpiDivDist                2 /* constraint divided
distribution */

#define vpiPacked                 630
#define vpiTagged                  632
#define vpiRef                      6 /* Return value for
vpiDirection property */
#define vpiVirtual                  635
#define vpiIsConstraintEnabled     638

#define vpiClassType                640

```

```

#define vpiMailboxClass           1
#define vpiSemaphoreClass         2
#define vpiUserDefinedClass       3

#define vpiMethod                  645
#define vpiIsClockInferred        649

#define vpiQualifier                650
#define vpiNoQualifier              0
#define vpiUniqueQualifier          1
#define vpiPriorityQualifier        2
#define vpiTaggedQualifier          4
#define vpiRandQualifier             8
#define vpiInsideQualifier          16

#define vpiInputEdge
vpiPosedge, vpiNegedge */           651 /* returns vpiNoEdge,
#define vpiOutputEdge
vpiPosedge, vpiNegedge */           652 /* returns vpiNoEdge,

***** Operators *****/
#define vpiImplOp                  50 /* -> implication operator */
#define vpiNonOverlapImplOp        51 /* |=> nonoverlapped
implication */
#define vpiOverlapImplOp           52 /* |-> overlapped
implication operator */
#define vpiUnaryCycleDelayOp       53 /* binary cycle delay (##)
operator */
#define vpiCycleDelayOp            54 /* binary cycle delay (##)
operator */
#define vpiIntersectOp              55 /* intersection operator */
#define vpiFirstMatchOp             56 /* first_match operator */
#define vpiThroughoutOp             57 /* throught operator */
#define vpiWithinOp                 58 /* within operator */
#define vpiRepeatOp                  59 /* [=] nonconsecutive
repetition */
#define vpiConsecutiveRepeatOp     60 /* [*] consecutive
repetition */
#define vpiGotoRepeatOp             61 /* [->] goto repetition */

#define vpiPostIncOp                 62 /* ++ post-increment */

```

```

#define vpiPreIncOp           63 /* ++ pre-increment */
#define vpiPostDecOp          64 /* -- post-decrement */
#define vpiPreDecOp           65 /* -- pre-decrement */

#define vpiMatchOp            66 /* match() operator */
#define vpiCastOp              67 /* type`() operator */
#define vpiIffOp               68 /* iff operator */
#define vpiWildEqOp            69 /* ==? operator */
#define vpiWildNeqOp           70 /* !=? operator */

#define vpiStreamLROp          71 /* left-to-right streaming
{>>} operator */
#define vpiStreamRLOp          72 /* right-to-left streaming
{<<} operator */

#define vpiMatchedOp           73 /* the .matched sequence
operation */
#define vpiEndedOp              74 /* the .ended sequence
operation */
#define vpiAssignmentPatternOp 75 /* '{ } assignment pattern
*/
#define vpiMultiAssignmentPatternOp 76 /* '{n{} } multi
assignment pattern */
#define vpiIfOp                  77 /* if operator */
#define vpiIfElseOp             78 /* if...else operator */
#define vpiCompAndOp             79 /* Composite and operator
*/
#define vpiCompOrOp              80 /* Composite or operator
*/
#define vpiTypeOp                81 /* type operator */

/********************* task/function properties
********************/
#define vpiOtherFunc             6 /* returns other types;
for property vpiFuncType */

/********************* value for vpiValid
********************/
#define vpiValidUnknown           2 /* Validity of variable
is unknown */

/********************* STRUCTURE DEFINITIONS
********************/

```

```

/********************* structure
*****/


/********************* CALLBACK REASONS
*****/
#define cbStartOfThread      600 /* callback on thread
creation */
#define cbEndOfThread       601 /* callback on thread
termination */
#define cbEnterThread       602 /* callback on reentering
thread */
#define cbStartOfFrame       603 /* callback on frame
creation */
#define cbEndOfFrame        604 /* callback on frame exit */
#define cbTypeChange         605 /* callback on variable
type/size change */

/********************* FUNCTION DECLARATIONS
*****/


/
***** Coverage VPI
*****/
/* coverage control */
#define vpiCoverageStart     750
#define vpiCoverageStop      751
#define vpiCoverageReset     752
#define vpiCoverageCheck     753
#define vpiCoverageMerge     754
#define vpiCoverageSave      755

/* coverage type properties */
#define vpiAssertCoverage    760
#define vpiFsmStateCoverage  761
#define vpiStatementCoverage 762

```

```

#define vpiToggleCoverage           763

/* coverage status properties */
#define vpiCovered                  765
#define vpiCoverMax                 766
#define vpiCoveredCount              767
/* assertion-specific coverage status properties */
#define vpiAssertAttemptCovered     770
#define vpiAssertSuccessCovered      771
#define vpiAssertFailureCovered      772
/* FSM-specific coverage status properties */
#define vpiFsmStates                775
#define vpiFsmStateExpression        776

/* FSM handle types */
#define vpiFsm                      758
#define vpiFsmHandle                 759

/
***** Assertion VPI *****
/
***** Assertion callback types *****
#define cbAssertionStart            606
#define cbAssertionSuccess           607
#define cbAssertionFailure           608
#define cbAssertionStepSuccess       609
#define cbAssertionStepFailure       610
#define cbAssertionDisable           611
#define cbAssertionEnable            612
#define cbAssertionReset             613
#define cbAssertionKill              614
/* assertion "system" callback types */
#define cbAssertionSysInitialized    615
#define cbAssertionSysOn              616
#define cbAssertionSysOff             617

```

```

#define cbAssertionSysKill      631
#define cbAssertionSysEnd       618
#define cbAssertionSysReset     619

/* assertion control constants */
#define vpiAssertionDisable     620
#define vpiAssertionEnable      621
#define vpiAssertionReset       622
#define vpiAssertionKill        623
#define vpiAssertionEnableStep   624
#define vpiAssertionDisableStep  625
#define vpiAssertionClockSteps   626
#define vpiAssertionSysOn        627
#define vpiAssertionSysOff       628
#define vpiAssertionSysKill      632
#define vpiAssertionSysEnd       629
#define vpiAssertionSysReset     630

typedef struct t_vpi_assertion_step_info {
    PLI_INT32 matched_expression_count;
    vpiHandle *matched_expressions;           /* array of
expressions */
    PLI_INT32 stateFrom, stateTo;             /* identify
transition */
} s_vpi_assertion_step_info, *p_vpi_assertion_step_info;

typedef struct t_vpi_attempt_info {
    union {
        vpiHandle failExpr;
        p_vpi_assertion_step_info step;
    } detail;
    s_vpi_time attemptStartTime; /* Time attempt triggered
*/
} s_vpi_attempt_info, *p_vpi_attempt_info;

/* typedef for vpi_register_assertion_cb callback function
*/
typedef PLI_INT32(vpi_assertion_callback_func) (
    PLI_INT32 reason,                      /* callback reason */
    p_vpi_time cb_time,                    /* callback time */
    vpiHandle assertion,                  /* handle to assertion */
    p_vpi_attempt_info info,              /* attempt related
*/

```

```

information */
    PLI_BYTE8 *user_data             /* user data entered
upon registration */
);

vpiHandle vpi_register_assertion_cb(
    vpiHandle assertion,           /* handle to assertion */
    PLI_INT32 reason,              /* reason for which
callbacks needed */
    vpi_assertion_callback_func *cb_rtn,
    PLI_BYTE8 *user_data          /* user data to be
supplied to cb */
);

/*
***** Reader VPI *****
*/
***** Reader types *****
#define vpiTrvsObj           800 /* Data traverse object */
#define vpiCollection         810 /* Collection of VPI
handle */
#define vpiObjCollection     811 /* Collection of
traversable design objs */
#define vpiTrvsCollection    812 /* Collection of
vpiTrvsObjs */

***** Reader methods *****
/* Check */
#define vpiIsLoaded           820 /* Object data are loaded
check */
#define vpiHasDataVC          821 /* Traverse object has
at least one VC
* at some point in time in the
* database check */

```

```

#define vpiHasVC           822 /* Has VC at specific
time check */
#define vpiHasNoValue      823 /* Has no value at
specific time check */
#define vpiBelong          824 /* Belongs to extension
check */

/* Access */
#define vpiAccessLimitedInteractive 830 /* Interactive
access */
#define vpiAccessInteractive       831 /* interactive with
history access */
#define vpiAccessPostProcess      832 /* Database access */

/* Iteration on instances for loaded */
#define vpiDataLoaded          850 /* Use in vpi_iterate() */

/* Control Traverse/Check Time */
#define vpiMinTime            860 /* Min time */
#define vpiMaxTime            864 /* Max time */
#define vpiPrevVC             868 /* Previous Value Change
(VC) */
#define vpiNextVC             870 /* Next Value Change (VC) */
#define vpiTime               874 /* Time jump */

***** Reader routines *****

/* load extension form for the reader extension */
PLI_INT32 vpi_load_extension(PLI_BYTE8 *extension_name,
                           PLI_BYTE8 *name,
                           PLI_INT32 mode,
                           ...);

PLI_INT32 vpi_close(PLI_INT32 tool,
                    PLI_INT32 prop,
                    PLI_BYTE8* name);

PLI_INT32 vpi_load_init(vpiHandle objCollection,
                        vpiHandle scope,
                        PLI_INT32 level);

```

```
PLI_INT32 vpi_load(vpiHandle h);

PLI_INT32 vpi_unload(vpiHandle h);

vpiHandle vpi_create(PLI_INT32 prop,
                     vpiHandle h,
                     vpiHandle obj);

vpiHandle vpi_goto(PLI_INT32 prop,
                   vpiHandle obj,
                   p_vpi_time time_p,
                   PLI_INT32 *ret_code);

vpiHandle vpi_filter(vpiHandle h,
                     PLI_INT32 ft,
                     PLI_INT32 flag);

#endif

#endif
```

sv_vpi_user.h

1166

Glossary

For the purposes of this standard, the following terms and definitions apply. Other terms within IEEE standards are found in *The Authoritative Dictionary of IEEE Standards Terms*.

aggregate:

A set or collection of singular values, e.g., an aggregate expression, data object, or data type. An aggregate data type is any unpacked structure, unpacked union, or unpacked array data type.

Aggregates may be copied or compared as a whole, but not typically used in an expression as a whole.

assertion:

A statement that a certain property must be true, e.g., that a `read_request` must always be followed by a `read_grant` within two clock cycles. Assertions allow for automated checking that the specified property is true and can generate automatic error messages if the property is not true.

Note:

SystemVerilog provides special assertion constructs, which are discussed in “[Assertions](#)” on page 483.

bit-stream data type:

Any data type whose values can be represented as a serial stream of bits. To qualify as a bit-stream data type, each and every bit of the values must be individually addressable. In other words, a bit-stream data type can be any data type except for a handle, chandle, real, shortreal, or event.

canonical representation:

A data representation format established by convention into which and from which translations can be made with specialized representations.

constant:

Either of two types of constants in SystemVerilog: elaboration constant or run-time constant. Parameters and local parameters are elaboration constants. Their values are calculated before elaboration is complete. Elaboration constants can be used to set the range of array types. Run-time constants are variables that can only be set in an initialization expression using the `const` qualifier.

context imported task:

A direct programming interface (DPI) imported task declared with the 'context' property that is capable of calling exported tasks or functions and capable of accessing SystemVerilog objects via Verilog programming interface (VPI) or programming language interface (PLI) calls.

data object:

A named entity that has a data value associated with it. Examples of data objects are nets, variables, and parameters. A data object has a data type that determines which values the data object can have.

data type:

A set of values and a set of operations that can be performed on those values. Examples of data types are `logic`, `real`, and `string`. Data types can be used to declare data objects or to define user-defined data types that are constructed from other data types.

direct programming interface (DPI):

An interface between SystemVerilog and foreign programming languages permitting direct function calls from SystemVerilog to foreign code and from foreign code to SystemVerilog. It has been designed to have low inherent overhead and permit direct exchange of data between SystemVerilog and foreign code.

disable protocol:

A set of conventions for setting, checking, and handling disable status.

dynamic:

Having values that can be resized or reallocated at run time. Dynamic arrays, associative arrays, queues, class handles, and data types that include such data types are dynamic data types.

elaboration:

The process of binding together the components that make up a design. These components can include module instances, primitive instances, interfaces, and the top level of the design hierarchy.

enumerated type:

Data types that can declare a data object that can have one of a set of named values. The numerical equivalents of these values can be specified. Values of an enumerated data type can be easily referenced or displayed using the enumerated names, as opposed to the enumerated values.

Note:

See “[Enumerations](#)” on page 81 for a discussion of enumerated types.

exported task:

A SystemVerilog task that is declared in an export declaration and can be enabled from an imported task.

imported task:

A direct programming interface (DPI) foreign code subprogram that can call exported tasks and can directly or indirectly consume simulation time.

integral: (A)

A data type representing integer values. (B) A integer value that may be signed or unsigned, sliced into smaller integral values, or concatenated into larger values. Syn: vectored value. (C) An expression of an integral data type. (D) An object of an integral data type.

interface:

An encapsulation of the communication between blocks of a design, allowing a smooth migration from abstract system-level design through successive refinement down to lower level register transfer and structural views of the design. By encapsulating the communication between blocks, the `interface` construct also facilitates design reuse. The inclusion of interface capabilities is one of the major advantages of SystemVerilog.

Note:

Interfaces are covered in “[Interfaces](#)” on page 721.

language reference manual (LRM):

“SystemVerilog LRM” refers to this standard. “Verilog LRM” refers to IEEE Std 1364 for Verilog hardware description language (HDL).

Note:

See “[Normative References](#)” on page 51 for information about IEEE Std 1364.

open array:

A direct programming interface (DPI) array formal argument for which the packed or unpacked dimension size (or both) is not specified and for which interface routines describe the size of corresponding actual arguments at run time.

packed array:

An array where the dimensions are declared before an object name. Packed arrays can have any number of dimensions. A one-dimensional packed array is the same as a vector width declaration in Verilog. Packed arrays provide a mechanism for subdividing a vector into subfields, which can be conveniently accessed as array elements. A packed array differs from an unpacked array, in that the whole array is treated as a single vector for arithmetic operations.

Note:

Packed arrays are discussed in detail in “[Arrays](#)” on page 105.

process:

A thread of one or more programming statements that can be executed independently of other programming statements. Each **initial** procedure, **always** procedure, and continuous assignment statement in Verilog is a separate process. These are static processes. In other words, each time the process starts running, there is an end to the process. SystemVerilog adds specialized **always** procedures, which are also static processes, and dynamic processes. When dynamic processes are started, they can run without ending.

Note:

Processes are presented in “[Processes](#)” on page 301.

signal:

An informal term, usually meaning either a variable or net. The context where it is used may imply further restrictions on allowed types.

singular:

An expression, data object, or data type that represents a single value, symbol, or handle. A singular data type is any data type except an unpacked structure, unpacked union, or unpacked array data type.

SystemVerilog:

The IEEE 1800 set of abstract modeling and verification extensions to IEEE Std 1364. The many features of SystemVerilog are presented in this standard.

unpacked array:

An array where the dimensions are declared after an object name. Unpacked arrays are the same as arrays in Verilog and can have any number of dimensions. An unpacked array differs from a packed array in that the whole array cannot be used for arithmetic operations. Each element must be treated separately.

Note:

Unpacked arrays are discussed in “[Arrays](#)” on page 105.

Verilog:

The hardware description language (HDL) in IEEE Std 1364.

Note:

See “[Normative References](#)” on page 51 for information about IEEE Std 1364.

Verilog procedural interface (VPI):

The third generation Verilog programming language interface (PLI), providing object-oriented access to Verilog behavioral, structural, assertion, and coverage objects.

J

Bibliography

SystemVerilog 3.1a Language Reference Manual, Accellera's Extensions to Verilog. 2004. Accellera, www.accellera.org.

IEEE 100, *The Authoritative Dictionary of IEEE Standards Terms*, Seventh Edition.

IEEE Std 1364-1995, IEEE Standard Hardware Description Language Based on the Verilog™ Hardware Description Language.

IEEE Std 1364-2001, IEEE Standard Verilog® Hardware Description Language.

ISO/IEC 9899:1999, Programming Languages — C.

Bibliography

1174

Index

Symbols

!=? wild inequality operator [217](#)
expression operator [505](#)
\$, as unbounded range [150–152](#), [775](#)
\$assertkill [781](#)
\$assertoff [781](#)
\$asserton [781](#)
\$bits [99](#), [773](#)
\$cast [100](#)
\$countones [544](#)
\$dimensions [112](#), [777](#)
\$error [486](#), [780](#)
\$exit [481](#)
\$fatal [486](#), [780](#)
\$fell [511](#)
\$get_coverage [665](#)
\$high [112](#), [777](#)
\$increment [112](#), [777](#)
\$info [486](#), [780](#)
\$isunbounded [775](#)
\$isunknown [543](#), [782](#)
\$left [112](#), [776](#)
\$load_coverage_db [665](#)
\$low [112](#), [776](#)
\$onehot [543](#), [782](#)
\$onehot0 [543](#), [782](#)
\$past [511](#)
\$readmemb [789](#), [793](#)
\$readmemh [789](#), [793](#)
\$right [112](#), [776](#)
\$root [719](#)
 limitation on accessing modules [692](#)
\$rose [511](#)
\$sampled [511](#)
\$set_coverage_db_name [664](#)
\$size [112](#), [777](#)
\$stable [511](#)
\$typename [771](#)
\$unit [692](#)
\$urandom [402](#)
\$urandom_range [403](#)
\$warning [486](#), [780](#)
\$writememb [790](#), [793](#)
\$writememh [790](#), [793](#)
%=: assignment operator [215](#)
&=: assignment operator [215](#)
* expression operator [505](#)
. * port connections [710](#)
*=: assignment operator [215](#), [218](#)
*=: expression operator [505](#)
*-> expression operator [505](#)

+= assignment operator 215, 218
 /= assignment operator 215, 218
 :: scope resolution operator 222, 401
 := weight operator 416
 <<<= assignment operator 215
 <<= assignment operator 215
 -= assignment operator 215, 218
 ==? wild equality operator 217
 -> 357
 >>= assignment operator 215
 >>>= assignment operator 215
 ?: conditional operator 247
 [* consecutive repetition operator 506
 [= non-consecutive repetition operator 507, 510
 [-> goto repetition operator 507, 510
 \ line continuation 796
 \a bell 56
 \f form feed 56
 \v vertical tab 56
 \x02 hex number 56
 ^= assignment operator 215
 `` double back tick 796
 `cast operator 98
 `define 795
 |= assignment operator 215
 |=> implication operator 547, 550
 |-> implication operator 547, 550, 552, 554,
 556

Numerics

2-state types 65
 4-state types 65

A

access
 built-in packages 222
 DPI access to data structure 335

interfaces 732
 tagged union members 235
 Active region 254
 aggregate expressions 237
 aggregate types 97
 alias 163
 always @* 303
 always_comb 301, 302, 303, 304
 always_ff 301, 305
 always_latch 301, 304
 and 505, 516
 and() 142
 anding sequences 516
 array literals 57
 array locator methods 138
 find() 139
 find_first() 139
 find_first_index() 139
 find_index() 139
 find_last() 139
 find_last_index() 139
 max() 139
 min() 139
 unique() 140
 unique_index() 140
 array ordering methods
 reverse() 141
 shuffle() 143
 sort() 141
 array part selects 111
 array querying functions 112, 775
 array reduction methods
 and() 142
 or() 142
 product() 142
 sum() 142
 xor() 143
 array slices 111
 arrays 105
 assert 485, 486, 582

assertion API 949–961
assertion attempt 954, 956
assertion callbacks
 system 952
assertion control
 functions 957
assertion handle 950
assertion information
 dynamic 952
 static 951
assertion step, callback 956
assertion system functions 782
assertion system tasks 779, 780
assertions 483–544, 1167
assertions callbacks
 placing 953
assign 268, 299, 815
assignment compatible types 171
assignment operators 211
assignment pattern 226
assignment pattern expression 226
associative array methods
 delete() 126
 exists() 127
 first() 127
 last() 128
 next() 128
 num() 126
 prev() 129
associative arrays 119–131
assume 582, 584
atobin() 76
atohex() 76
atoi() 76
atooct() 76
atoreal() 76
attributes 103
auto_bin_max 627
automatic 146, 159, 317

automatic tasks 320
await() 314

B

back() 1040
before 349
bell 56
bind 239, 240, 604
bins 627–644
binsof 651, 654
bintoa() 77
bit 62, 64, 65, 66
block name 291, 292
blocking assignments 270
break 268, 289, 292, 420
built-in methods 220
built-in package 222, 1029
byte 64, 66

C

case 417
cast compatible types 171
casting 98, 100
cbAssertion... 952, 954, 957
chandle 62, 67
clear() 1044
clock tick 489
clocking blocks 742, 763
combinational logic 302
compare() 75
compilation units 692
concatenation 224
concurrent assertions 488
conditional operator rules 247
configurations 769
consecutive repetition 506
const 154

constants 147
constraint blocks 347
constraint_mode() 342, 394
context 335
continue 268, 289, 292
continuous assignment 305
cover 582, 586, 588
coverage 615–666
coverage options 655
covergroup 618–666
coverpoint 648, 655
cross 648, 649, 655

D

data declarations 145
data object 62, 145
Data type
 void 64
data type 62
data type compatibility 166
data type equivalence 169
data types 61, 146
data() 1038
deassign 268, 299, 815
decrement operator 211
defparam 148, 815
delete() 115, 126, 135
disable 292
disable fork 302, 311
disable iff 1049
dist 348, 355
distribution 355
double 67
do...while loop 268, 285
DPI exports
 functions 1071, 1079, 1090
 tasks 1071, 1079
DPI imports

argument data types 1077, 1082
argument passing 1089
arrays 1110
context 1096
include file 1075, 1105
memory management 1081
open arrays 1092, 1114
packed arrays 1088
portability 1075
pure 1080
ranges 1086, 1087
return values
 functions 1093
semantic constraints 1076
tasks and functions 332
dynamic array methods
 delete() 115
 size() 114
dynamic arrays 112
dynamic processes 302

E

elaboration 1169
empty() 1039
enum 82
enumerated type methods
 first() 88
 last() 88
 name() 90
 next() 89
 num() 89
 prev() 89
enumerated types 81, 1169
eq() 1037
equivalent data types 169
erase() 1042
erase_range() 1043
exists() 127
expect 608
export 332, 746, 1071, 1079

extern [746](#), [752](#)

goto repetition operator [507](#), [510](#)

F

final [269](#), [290](#)
find() [139](#)
find_first() [139](#)
find_first_index() [139](#)
find_index() [139](#)
find_last() [139](#)
find_last_index() [139](#)
finish() [1041](#)
FINISHED process status [314](#)
first() [88](#), [127](#)
first_match [525](#)
float [67](#)
for loops [285](#)
force [268](#)
foreach [361](#), [362](#)
fork...join_any [159](#)
fork...join_none [159](#)
fork...join [306](#)
forkjoin [723](#), [746](#), [752](#)
form feed [56](#)
front() [1040](#)
functions
 argument binding by name [331](#)
 declaration syntax [321](#)
 default arguments [330](#)
 exporting [332](#), [746](#), [1071](#), [1079](#), [1090](#)
 importing [332](#), [745](#)
 in interfaces [745](#)
 void [323](#)

G

get_randstate() [404](#)
getc() [74](#)
goto [290](#)

H

hextoa() [77](#)
hierarchical names [719](#)

I

icompare() [75](#)
if...else [357](#), [359](#), [416](#)
iff [294](#), [490](#), [626](#), [649](#)
ignore_bins [643](#), [654](#)
illegal_bins [644](#), [654](#)
immediate assertions [485](#)
implication [357](#), [547](#), [550](#), [551](#), [554](#), [556](#)
import [332](#), [745](#)
Inactive region [254](#)
increment operator [211](#)
inheritance [353](#)
insert() [135](#), [1041](#)
insert_range() [1042](#)
inside operator [249](#)
int [61](#), [64](#), [65](#), [66](#)
integer [64](#), [65](#), [66](#)
integer literals [54](#)
integral [65](#)
interface [721](#)–[767](#), [1170](#)
interfaces, restricting access [732](#)
interfaces, virtual [759](#)–[767](#)
interleaving [419](#)
intersect [505](#), [520](#), [651](#)
iterative constraints [360](#)
itoa() [77](#)

J

join_any [302](#), [307](#)
join_none [302](#), [307](#)

K

kill() 314
KILLED process status 314

longest static prefix 222
longint 61, 64, 66
LRM 1170

L

labels 292
last() 88, 128
latched logic 304
len() 73
libraries 769
library map files 769
linked lists 1033–1045
list methods
 back() 1040
 clear() 1044
 data() 1038
 empty() 1039
 eq() 1037
 erase() 1042
 erase_range() 1043
 finish() 1041
 front() 1040
 insert() 1041
 insert_range() 1042
 neq() 1038
 next() 1037
 pop_back() 1040
 pop_front() 1040
 prev() 1037
 purge() 1044
 push_back() 1039
 push_front() 1039
 set() 1043
 size() 1038
 start() 1041
 swap() 1044
literal values 53
localparam 147
logic 62, 64, 65, 66

M

mailbox 1030
matched 577
max() 139
methods
 and() 142
 atobin() 76
 atohex() 76
 atoi() 76
 atooct() 76
 atoreal() 76
 await() 314
 back() 1040
 bintoa() 77
 clear() 1044
 compare() 75
 constraint_mode() 342, 394
 data() 1038
 delete() 115, 126, 135
 empty() 1039
 eq() 1037
 erase() 1042
 erase_range() 1043
 exists() 127
 find() 139
 find_first() 139
 find_first_index() 139
 find_index() 139
 find_last() 139
 find_last_index() 139
 finish() 1041
 first() 88, 127
 front() 1040
 get_randstate() 404
 getc() 74
 hextoa() 77

icompare() 75
 insert() 135, 1041
 insert_range() 1042
 itoa() 77
 kill() 314
 last() 88, 128
 len() 73
 max() 139
 min() 139
 name() 90
 neq() 1038
 new() 113
 next() 89, 128, 1037
 num() 89, 126
 octtoa() 77
 or() 142
 pop_back() 136, 1040
 pop_front() 136, 1040
 post_randomize() 342, 387
 pre_randomize() 342, 387
 prev() 89, 129, 1037
 process() 1031
 product() 142
 purge() 1044
 push_back() 137, 1039
 push_front() 136, 1039
 putc() 74
 rand_mode() 342, 391
 randomize() 339, 386, 1030
 realtoa() 77
 resume() 315
 reverse() 141
 self() 314
 set() 1043
 set_randstate() 405
 shuffle() 143
 sie() 1038
 size() 114, 135
 sort() 141
 start() 1041
 status() 314
 substr() 75
 sum() 142
 suspend() 315
 swap() 1044
 tolower() 75
 toupper() 74
 unique() 140
 unique_index() 140
 xor() 143
 methods, built-in 220
 min() 139
 modport 722, 732
 modport expressions 739
 module instantiation 707, 708, 710
 multiple dimension arrays 109

N

.name port connections 708
 name() 90
 named blocks 291
 named port connections 708
 NBA region 254
 neq() 1038
 nested identifiers 719
 nested modules 694, 695
 next() 89, 128, 1037
 nonblocking assignments 270
 non-consecutive repetition 507, 510
 null 68, 78
 num() 89, 126

O

Observed region 254
 octtoa() 77
 operator associativity 219
 operator overloading 247
 operator precedence 219, 505
 operators, streaming 241–247

or 505, 522
or() 142
oring sequences 522

P

pack 241
packages 682–688
packages, built-in 222
packed 93, 95
packed arrays 106, 108, 109, 1171
parameter 147–153
parameter type 152
part selects 111
PLI callbacks 264
pop_back() 136, 1040
pop_front() 136, 1040
port connections, .* 710
port connections, .name 708
port declarations 699
port expressions 702
post_randomize() 342, 387
Post-NBA region 254
Post-observed region 254
Postponed region 255
Post-Re-NBA 255
pre_randomize() 342, 387
Pre-active region 254
precedence 219
Pre-NBA region 254
Pre-Observed 254
Preponed region 254
Pre-postponed region 255
Pre-Re-NBA 254
prev() 89, 129, 1037
priority 272
process 1171
process control 309, 313

process execution threads 309
process methods
 await() 314
 kill() 314
 resume() 315
 self() 314
 status() 314
 suspend() 315
process() 1031
processes 313
product() 142
program block 471–??
property 490, 544
pure 334
purge() 1044
push_back() 137, 1039
push_front() 136, 1039
putc() 74

Q

queue methods
 delete() 135
 insert() 135
 pop_back() 136
 pop_front() 136
 push_back() 137
 push_front() 136
 size() 135
queues 132–137

R

rand 343
rand join 419
rand_mode() 342, 391
randc 343
randcase 411
random constraints 337–410
random distribution 355

random implication [357](#)
 Random Number Generator (RNG) [405](#)
 randomization methods [404](#)

- constraint_mode() [342, 394](#)
- post_randomize() [342, 387](#)
- pre_randomize() [342, 387](#)
- rand_mode() [342, 391](#)
- randomize() [339, 386, 1030](#)
- set_randstate() [405](#)

 randomize() [339, 386, 1030](#)
 randomize(...with [389](#)
 randsequence [413–426](#)
 range system function [775](#)
 Reactive region [254](#)
 real [55, 61, 67](#)
 real literals [55](#)
 real, operations on [218](#)
 realtoa() [77](#)
 recursive properties [1068](#)
 ref [327](#)
 reg [64, 65, 66](#)
 regions

- Active [254](#)
- Inactive [254](#)
- NBA [254](#)
- Observed [254](#)
- Post-NBA [254](#)
- Post-observed [254](#)
- Postponed [255](#)
- Pre-active [254](#)
- Pre-NBA [254](#)
- Preponed [254](#)
- Pre-postponed [255](#)
- Reactive [254](#)
- Re-inactive [254](#)

 Re-inactive region [254](#)
 release [268](#)
 Re-NBA [254](#)
 repeat [418](#)
 repetition [505](#)

repetition, consecutive [506](#)
 repetition, goto [507, 510](#)
 repetition, non-consecutive [507, 510](#)
 resume() [315](#)
 return [268, 289, 293, 320, 323, 420](#)
 reverse() [141](#)
 RNG (Random Number Generator) [405](#)
 RUNNING process status [314](#)

S

s_vpi_assertion_step_info [954](#)
 s_vpi_attempt_info [954](#)
 scheduling semantics [251–264](#)
 scope reference [692](#)
 scope resolution operator (::) [222](#)
 self() [314](#)
 semaphore [1029](#)
 sequence [495, 500](#)
 sequence expression [495](#)
 sequential logic [305](#)
 set() [1043](#)
 set_randstate() [405](#)
 sets [249](#)
 shortint [64, 66](#)
 shortreal [55, 67](#)
 shortreal, operations on [218](#)
 shuffle() [143](#)
 signed types [66](#)
 singular types [97](#)
 size() [114, 135, 1038](#)
 slices [111](#)
 solve...before [349, 371](#)
 sort() [141](#)
 sparse arrays, see associative arrays
 specify block [744](#)
 specparam [147](#)
 start() [1041](#)

statement labels 291
static 146, 159, 317
static processes 302
static tasks 320
static, longest static prefix 222
status() 314
std 222, 399, 428, 1029–1030
std package 222
step 55, 453, 454, 704
stratified event scheduler 253
streaming operators 241–247
string 69–77
string literals 55
string methods
 atobin() 76
 atohex() 76
 atoi() 76
 atoct() 76
 atoreal() 76
 bintoa() 77
 compare() 75
 getc() 74
 hextoa() 77
 icompare() 75
 itoa() 77
 len() 73
 octtoa() 77
 putc() 74
 realtoa() 77
 substr() 75
 tolower() 75
 toupper() 74
strobe 619
struct 91
structure literals 58
structures 90
structures, packed 93
substr() 75
sum() 142
suspend() 315

SUSPENDED process status 314
svdpi.h 1075, 1105
swap() 1044

T

t_vpi_assertion_step_info 954
t_vpi_attempt_info 954
tagged 235, 237
tasks
 argument binding by name 331
 automatic 320
 declaring 319
 default arguments 330
 exporting 1071, 1079
 in interfaces 745
 static 320
threads 309
throughout 505
time 64, 65
time literals 55
time unit 55
tolower() 75
toupper() 74
type 152
type compatibility 166
typedef 62, 79
typename function 771

U

unbounded range 150–152
union 91
unions 90
unions, packed 94
unions, tagged 235, 236
unique 272
unique() 140
unique_index() 140

unit scope 692
unpack 241
unpacked arrays 106, 108, 109, 1172
unsigned types 66
unsized literals 54
user-defined types 79

V

variable initialization 155
VCD 812
vertical tab 56
virtual 759–767
void
 data type 64, 67
 function return cast 324
 functions 323, 541
 structures and unions 91
 tagged union 235
void()
 semantics 366
 syntax 366

VPI assertion constants
 vpiAssertionClockSteps 961
 vpiAssertionDisable 959
 vpiAssertionDisableStep 960
 vpiAssertionEnable 959
 vpiAssertionEnableStep 961
 vpiAssertionKill 960
 vpiAssertionReset 959
 vpiAssertionSysEnd 959
 vpiAssertionSysKill 958
 vpiAssertionSysOff 958
 vpiAssertionSysOn 958
 vpiAssertionSysReset 958

VPI callbacks
 cbAssertionDisable 955, 957
 cbAssertionEnable 955, 957
 cbAssertionFailure 954, 957
 cbAssertionKill 955, 957
 cbAssertionReset 955, 957

cbAssertionStart 954, 957
cbAssertionStepFailure 955, 957
cbAssertionStepSuccess 954, 957
cbAssertionSuccess 954, 957
cbAssertionSysEnd 953
cbAssertionSysInitialized 952
cbAssertionSysKill 953
cbAssertionSysOff 952
cbAssertionSysOn 952
cbAssertionSysReset 953
cbEndOfFrame 919
cbEndOfThread 921
cbEnterThread 921
cbSizeChange 894
cbStartOfFrame 919
cbStartOfThread 921

VPI constants
 vpiAccessType 914
 vpiActive 913, 919, 920
 vpiAddOp 938
 vpiAlways 937
 vpiAlwaysComb 937
 vpiAlwaysFF 937
 vpiAlwaysLatch 937
 vpiAlwaysType 937
 vpiAssignmentOp 938
 vpiAssignmentPatternOp 933
 vpiAssocArray 895
 vpiAutomatic 911
 vpiBaseTypespec 899
 vpiBuiltIn 916
 vpiCastOp 933
 vpiClassDefn 909
 vpiClockingEvent 924, 926
 vpiCompAndOp 926, 928
 vpiCompOr 928
 vpiCompOrOp 926
 vpiCondition 912
 vpiConsecutiveRepeatOp 928
 vpiConstantVariable 891
 vpiCycleDelayOp 928, 929
 vpiDataPolarity 913

vpiDirection 913
vpiDisableCondition 924, 926
vpiDistType 911
vpiDivDist 911
vpiDPIExtern 914
vpiDPIImport 914
vpiDynamicArray 895
vpiElemTypespec 899
vpiElseConst 912
vpiElseStmt 924, 928
vpiEnumTypespec 900
vpiEqualDist 911
vpiExtends 907
vpiExtern 911, 914
vpiFirstMatchOp 928
vpiForkJoin 869
vpiGotoRepeatOp 928
vpiIfElseOp 926
vpiIfOp 926
vpiImport 874
vpiIndexTypespec 899, 900
vpiInputEdge 922
vpiInterfacePort 876
vpiIntersectOp 928
vpiIsClockInferred 924
vpiIsConstantEnabled 911
vpiIsConstraintEnabled 911
vpiIsRandomized 891, 894
vpiLocalVarDecls 942
vpiMatchItem 928
vpiMessage 909
vpiMethod 914
vpiModPathHasIfNone 913
vpiModportPort 876
vpiMultiAssignmentPatternOp 933
vpiNonOverlapImplOp 926
vpiNotOp 926
vpiNotRand 894, 895
vpiOpType 938
vpiOrigin 920
vpiOutputEdge 922
vpiOverlapImplOp 926
vpiPacked 902
vpiPathType 913
vpiPolarity 913
vpiPort 876
vpiPortType 876
vpiPrefix 916, 917
vpiProperty 924
vpiQualifer 940
vpiQualifier 941
vpiQueue 895
vpiRand 894, 895
vpiRandC 894, 895
vpiRandType 891, 894
vpiRef 875
vpiRefObj 877
vpiRepeatOp 928
vpiReturn 915
vpiStaticArray 895
vpiStructTypespec 900
vpiStructUnionMember 894
vpiThroughoutOp 928
vpiTimeTypespec 901
vpiTypedefAlias 899, 900, 901
vpiTypespec 901
vpiUnaryCycleDelayOp 928, 929
vpiUnionTypespec 900
vpiValid 891, 919, 920
vpiValueRange 911
vpiVirtual 906, 911, 914
vpiVisibility 891, 914, 915
vpiWaitingProcesses 902, 909, 925
vpiWeight 911
vpiWith 916, 917
vpiWithinOp 928
VPI object diagrams 863–938
VPI objects
 alias stmt 944
 always 937
 any pattern 941
 array net 885
 array typespec 899
 array var 891

assert 923, 924
assertion 923
assign stmt 897, 936
assignment 936, 938
assume 923, 924
atomic stmt 936
begin 874
bit typespec 899
bit var 891
break 936
byte typespec 899
byte var 891
case 936, 941
case item 941
class defn 906
class typespec 899
class var 908
clocked property 926
clocked seq 930
clocking block 922
clocking io decl 922
concurrent assertions 924
constant 931, 932
constr if 912
constr if else 912
constraint 911
constraint expr 912
constraint item 911
constraint ordering 911
cont assign 897
cont assign bit 897
continue 936
cover 923, 924
deassign 936
def param 904
delay control 936
disable 944
disable fork 944
disables 936, 944
dist item 911
distribution 911
do while 936, 943
else 940
enum const 899
enum net 885
enum typespec 899
enum var 891
event control 936, 939
event stmt 936, 937
expect 936
expect stmt 942
expr 931, 932
extends 906
final 937
for 936, 942
for each stmt 943
force 897, 936
foreach 936
forever 936
fork 874
frame 919
func call 916
function 914
gen scope 946
gen scope array 946
gen var 946
identifier 927
if 936, 940
if else 936
immediate assert 923, 928, 936
implication 912
initial 937
instance 871
instance array 873
int typespec 899
int var 891
integer net 885
integer typespec 899
integer var 891
interface 868
interface array 873
interface tf decl 869
io decl 875
logic net 885

logic typespec 899
logic var 891
long int typespec 899
long int var 891
method func call 916
method task call 916
mod path 913
modport 869
module 867
module array 873
multiclock sequence expr 930
named begin 874
named event 902, 925
named event array 903
named fork 874
net 885
net bit 885
nets 885
operation 926, 928, 931, 932
ordered wait 940
param assign 904
parameter 904
part select 931, 932
path term 913
pattern 941
ports 876, 897
process 937
program 870
program array 873
property expr 926
property inst 923, 930
property spec 926
real typespec 899
real var 891
ref obj 878
release 936
repeat 936
return 936
scope 874
sequence decl 927
sequence expr 928
sequence inst 923, 928
short int typespec 899
short int var 891
short real typespec 899
short real var 891
spec param 904
string typespec 899
string var 891
struct net 885
struct pattern 941
struct typespec 899
struct var 902
sys func call 916
sys task call 916
tagged pattern 941
task 914
task call 916
task func 914
tf call 916, 936
thread 920
time net 885
time typespec 899
time var 891
typespec 899
typespec member 899
union typespec 899
union var 902
var bit 891
var select 897
variable drivers 897
variable loads 897
variables 891, 897
void typespec 899
vpiMember 902
wait 940
wait fork 940
waits 936, 940
while 936
vpi_control() 958
vpi_register_assertion_cb() 953
vpi_register_cb() 952

W

wait fork [302, 309](#)
WAITING process status [314](#)
while [268, 285](#)
wildcard
 as a keyword [637](#)
 coverage bins [637](#)
 equality operators [217](#)

index type [121](#)
package import [685](#)
with [137, 138, 142, 389](#)
within [505](#)

X

xor() [143](#)