

```

1 library ieee;
2 use ieee.std_logic_1164.all;
3 use IEEE.numeric_std.ALL;
4 use std.textio.all;
5
6
7 entity EN_LACG4 is
8     generic (N: natural := 4);
9     port (
10         Gin, Pin : in std_logic_vector (N-1 downto 0);
11         Gout, Pout : out std_logic;
12         Cin : in std_logic;
13         C : out std_logic_vector (N-1 downto 0)
14     );
15 end EN_LACG4;
16
17 architecture LACN4 of EN_LACG4 is
18     -- define intermediate signals
19     signal p_int, g_int : std_logic_vector(N-1 downto 0);
20 begin
21     -- Propagates
22     p_int(0) <= Pin(0);
23     p_int(1) <= Pin(1) and Pin(0);
24     p_int(2) <= Pin(2) and Pin(1) and Pin(0);
25     p_int(3) <= Pin(3) and Pin(2) and Pin(1) and Pin(0);
26
27     -- Generates
28     g_int(0) <= Gin(0);
29     g_int(1) <= Gin(1) or (Gin(0) and Pin(1));
30     g_int(2) <= Gin(2) or (Gin(1) and Pin(2)) or (Gin(0) and Pin(1) and Pin(2));
31     g_int(3) <= Gin(3) or (Gin(2) and Pin(3)) or (Gin(1) and Pin(2) and Pin(3)) or
32             (Gin(0) and Pin(1) and Pin(2) and Pin(3));
33
34     -- Assign output signals
35     Pout <= p_int(3);
36     Gout <= g_int(3);
37
38     -- Assign carries using cin
39     C(N-1 downto 1) <= g_int(N-2 downto 0) or
40                     (p_int(N-2 downto 0) and (N-2 downto 0 => Cin));
41 end LACN4;

```