

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use IEEE.numeric_std.ALL;
4  use std.textio.all;
5
6  Entity EN_ExecUnit is
7      Generic ( N : natural := 64 );
8      Port ( A, B : in std_logic_vector( N-1 downto 0 );
9      FuncClass, LogicFN, ShiftFN : in std_logic_vector( 1 downto 0 );
10     AddnSub, ExtWord : in std_logic := '0';
11     Y : out std_logic_vector( N-1 downto 0 );
12     Zero, AltB, AltBu : out std_logic );
13 End Entity EN_ExecUnit;
14
15
16
17 -- Architecture using ripple-carry adder, and a barrel shifter
18 architecture RTL of EN_ExecUnit is
19     -- component declrations
20
21     component EN_Logic is
22         generic (N : natural := 64);
23         port (
24             A, B : in std_logic_vector(N-1 downto 0);
25             LogicFN : in std_logic_vector(1 downto 0);
26             Y : out std_logic_vector(N-1 downto 0)
27         );
28     end component;
29     component EN_Shift is
30         generic (N : natural := 64);
31         port (
32             A : in std_logic_vector(N-1 downto 0);
33             ShiftCount: in std_logic_vector(5 downto 0);
34             Y_LL, Y_RL, Y_RA : out std_logic_vector(N-1 downto 0)
35         );
36     end component;
37     component EN_Adder is
38         generic (N : natural := 64);
39         port (
40             A, B : in std_logic_vector (N-1 downto 0);
41             S : out std_logic_vector (N-1 downto 0);
42             Cin : in std_logic;
43             Cout, Ovfl : out std_logic
44         );
45     end component;
46
47     -- intermediate signals
48     signal Y_logic, Y_slt, Y_sltu, Y_ShiftOrArith : std_logic_vector (N-1 downto 0);
49     signal B_adder, S : std_logic_vector (N-1 downto 0);
50     signal Cout, Ovfl : std_logic;
51     signal Y_LL, Y_RL, Y_RA, Y_LorS, Y_R, Y_LorS_Ext, Y_R_Ext : std_logic_vector (N-1
52     downto 0);
53     constant N_half : integer := N / 2;
54     begin
55         -- final value selection mux
56         with std_logic_vector(FuncClass) select
57             Y <= Y_ShiftOrArith when "00",
58                 Y_logic        when "01",
59                 Y_slt          when "10",
60                 Y_sltu         when "11",
61                 (others => 'X') when others;
62
63         -- see if were adding or subtracting and choose Correct B
64         B_adder <= B when AddnSub = '0' else not B;
65
66         -- Shift muxes
67         Y_LorS <= S when ShiftFN(0) = '0' else Y_LL;
68         Y_R <= Y_RL when ShiftFN(0) = '0' else Y_RA;
69         Y_LorS_Ext <= Y_LorS when ExtWord = '0' else (N-1 downto N_half =>
70             Y_LorS(N_half - 1)) & Y_LorS(N_half-1 downto 0);
71         Y_R_Ext <= Y_R when ExtWord = '0' else (N-1 downto N_half =>
72             Y_R(N_half - 1)) & Y_R(N_half-1 downto 0);
73         Y_ShiftOrArith <= Y_LorS_Ext when ShiftFN(1) = '0' else Y_R_Ext;

```

```

71
72     -- Adding Subsystem
73     Add : EN_Adder
74         generic map (N => N)
75         port map (
76             A      => A,
77             B      => B_adder,
78             S      => S,
79             Cin    => AddnSub,
80             Cout   => Cout,
81             Ovfl   => Ovfl
82         );
83
84     -- Output flags
85     AltB      <= Ovfl xor S(N-1);
86     Y_slt     <= (N-1 downto 1 => '0' ) & AltB;
87     AltBu     <= not Cout;
88     Y_sltu    <= (N-1 downto 1 => '0' ) & AltBu;
89     Zero      <= '1' when unsigned(S) = 0 else '0';
90
91     -- Logic Subsystem
92     Logic : entity work.EN_Logic(RTL)
93         generic map (N => N)
94         port map (
95             A      => A,
96             B      => B,
97             Y      => Y_logic,
98             LogicFN => LogicFN
99         );
100
101     -- Shift Subsystem
102     Shift : EN_Shift
103         generic map (N => N)
104         port map (
105             A      => A,
106             ShiftCount => B (5 downto 0),
107             Y_LL    => Y_LL,
108             Y_RL    => Y_RL,
109             Y_RA    => Y_RA
110         );
111
112 end RTL;
113

```