```vhdl
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;

entity TB_Adder is
end TB_Adder;

architecture behavior of TB_Adder is
    constant N : integer := 64;

    -- DUT ports
    signal TBA, TBB : std_logic_vector(N-1 downto 0) := (others => '0');
    signal TBCin    : std_logic := '0';
    signal TBS      : std_logic_vector(N-1 downto 0);
    signal TBCout   : std_logic;
    signal TBOvfl   : std_logic;

    -- Test-vector file
    constant TestVectorFile : string := "TestVectors/Adder00.tvs";

    -- Timing constants
    constant PreStimTime    : time   := 1 ns;   -- Time to drive 'X' before applying stimuli
    constant PostStimTime   : time   := 300 ns; -- Maximum time to wait for outputs to stabilize
    constant StableTime     : time   := 50 ns;   -- Time window to consider signal stable

    -- Component declaration
    component TestUnit is
        port (
            A, B  : in std_logic_vector (N-1 downto 0);
            S : out std_logic_vector (N-1 downto 0);
            Cin : in std_logic;
            Cout, Ovfl : out std_logic
        );
    end component;

begin
    -- Device Under Test (DUT)
    DUT: TestUnit
        port map (
            A => TBA,
            B => TBB,
            Cin => TBCin,
            S => TBS,
            Cout => TBCout,
            Ovfl => TBOvfl
        );

    -- Stimulus Process with proper propagation delay measurement
    stimulus : process
        -- Simulation variables
        file      tvf : text;
        variable  L, L_parse : line;
        constant  MAXLEN : natural := 2048;
        variable  s : string(1 to MAXLEN);
        variable  vA, vB, vS : std_logic_vector(N-1 downto 0);
        variable  vCin, vCout, vOvfl : std_logic;
        variable  skip_line  : boolean;
        variable  idx        : natural := 0;
        variable  pass       : boolean;
        variable  OUTL       : line;

        -- Timing measurement variables
        variable StartTime, EndTime : time;
        variable PropDelay_S, PropDelay_Cout, PropDelay_Ovfl : time;
        variable MaxPropDelay_S, MaxPropDelay_Cout, MaxPropDelay_Ovfl : time := 0 ns;
        variable MaxPropDelay_Overall : time := 0 ns;

        -- Variables for stability detection
        variable last_S, current_S : std_logic_vector(N-1 downto 0);
```

```
71          variable last_Cout, current_Cout : std_logic;
72          variable last_Ovfl, current_Ovfl : std_logic;
73          variable stable_start : time;
74          variable outputs_stable : boolean;
75
76          -- Failure counting
77          variable total_tests : natural := 0;
78          variable failed_tests : natural := 0;
79
80      begin
81          -- Initialize max delay tracking
82          MaxPropDelay_S := 0 ns;
83          MaxPropDelay_Cout := 0 ns;
84          MaxPropDelay_Ovfl := 0 ns;
85          MaxPropDelay_Overall := 0 ns;
86
87          -- Initialize failure counting
88          total_tests := 0;
89          failed_tests := 0;
90
91          -- Open test vector file
92          file_open(tvf, TestVectorFile, read_mode);
93
94          -- Report file name
95          report "Using test vectors from file: " & TestVectorFile;
96
97          -- Loop through every test vector
98          while not endfile(tvf) loop
99              readline(tvf, L);
100
101             -- Skip blank lines
102             if L'length = 0 then
103                 next;
104             end if;
105             -- Set skip_line to false to begin
106             skip_line := false;
107
108             -- Check if line is too long
109             if L'length > MAXLEN then
110                 report "Input line exceeds MAXLEN=" & integer'image(MAXLEN) severity
                    failure;
111             end if;
112
113             s := (others => ' ');
114             s(1 to L'length) := L.all;
115
116             -- Check for comments
117             for i in s'range loop
118                 if s(i) > ' ' then
119                     -- Set skip line to true if the line is a comment
120                     if i < s'high and s(i) = '-' and s(i + 1) = '-' then
121                         skip_line := true;
122                     end if;
123                     exit;
124                 end if;
125             end loop;
126
127             -- Skip line if skip_line is true
128             if skip_line then
129                 next;
130             end if;
131
132             -- Rebuild the line to parse values
133             L_parse := null;
134             write(L_parse, s(1 to L'length));
135
136             -- Parse: A B Cin S Cout Ovfl
137             HREAD(L_parse, vA);
138             HREAD(L_parse, vB);
139             read (L_parse, vCin);
140             HREAD(L_parse, vS);
141             read (L_parse, vCout);
142             read (L_parse, vOvfl);
```

```
143
144                 -- 1) Drive 'X' for PreStimTime (clear previous state)
145                 TBA   <= (others => 'X');
146                 TBB   <= (others => 'X');
147                 TBCin <= 'X';
148                 wait for PreStimTime;
149
150                 -- 2) Apply inputs and record start time
151                 TBA   <= vA;
152                 TBB   <= vB;
153                 TBCin <= vCin;
154                 StartTime := now;
155
156                 -- 3) Simple and reliable stability detection
157                 -- Wait for outputs to change from initial state
158                 wait until TBS'event or TBCout'event or TBOvfl'event;
159
160                 -- Now monitor outputs until they stabilize for StableTime duration
161                 stable_start := now;
162                 outputs_stable := false;
163
164                 while not outputs_stable and (now - StartTime < PostStimTime) loop
165                     -- Record current output values
166                     last_S := TBS;
167                     last_Cout := TBCout;
168                     last_Ovfl := TBOvfl;
169
170                     -- Wait a small delta time
171                     wait for 1 ns;
172
173                     -- Check if outputs have changed
174                     current_S := TBS;
175                     current_Cout := TBCout;
176                     current_Ovfl := TBOvfl;
177
178                     if (last_S = current_S) and (last_Cout = current_Cout) and (last_Ovfl
                    = current_Ovfl) then
179                         -- Outputs haven't changed in this check
180                         if (now - stable_start) >= StableTime then
181                             outputs_stable := true;
182                         end if;
183                     else
184                         -- Outputs changed, reset stability timer
185                         stable_start := now;
186                     end if;
187                 end loop;
188
189                 if outputs_stable then
190                     EndTime := stable_start + StableTime; -- When stability was confirmed
191                 else
192                     -- Timeout occurred
193                     EndTime := StartTime + PostStimTime;
194                     report "Timeout waiting for outputs to stabilize at measurement " &
                    integer'image(idx)
195                         severity warning;
196                 end if;
197
198                 -- 4) Calculate ACTUAL propagation delays
199                 PropDelay_S := EndTime - StartTime;
200                 PropDelay_Cout := EndTime - StartTime;
201                 PropDelay_Ovfl := EndTime - StartTime;
202
203                 -- Update maximum propagation delays
204                 if PropDelay_S > MaxPropDelay_S then
205                     MaxPropDelay_S := PropDelay_S;
206                 end if;
207                 if PropDelay_Cout > MaxPropDelay_Cout then
208                     MaxPropDelay_Cout := PropDelay_Cout;
209                 end if;
210                 if PropDelay_Ovfl > MaxPropDelay_Ovfl then
211                     MaxPropDelay_Ovfl := PropDelay_Ovfl;
212                 end if;
213                 if PropDelay_S > MaxPropDelay_Overall then
```

```
214                 MaxPropDelay_Overall := PropDelay_S;
215             end if;
216             if PropDelay_Cout > MaxPropDelay_Overall then
217                 MaxPropDelay_Overall := PropDelay_Cout;
218             end if;
219             if PropDelay_Ovfl > MaxPropDelay_Overall then
220                 MaxPropDelay_Overall := PropDelay_Ovfl;
221             end if;
222 
223             -- Define pass condition
224             pass := (TBS = vS) and (TBCout = vCout) and (TBOvfl = vOvfl);
225 
226             -- Count failures
227             total_tests := total_tests + 1;
228             if not pass then
229                 failed_tests := failed_tests + 1;
230             end if;
231 
232             -- 5) Compute pass/fail and assert
233             assert pass
234                 report "Mismatch: i=" & integer'image(idx) &
235                     " A=" & to_hstring(TBA) &
236                     " B=" & to_hstring(TBB) &
237                     " Cin=" & std_logic'image(TBCin) &
238                     "  got S=" & to_hstring(TBS) & " Cout=" & std_logic'image(TBCout)
                    & " Ovfl=" & std_logic'image(TBOvfl) &
239                     "  exp S=" & to_hstring(vS)  & " Cout=" & std_logic'image(vCout)
                    & " Ovfl=" & std_logic'image(vOvfl)
240             severity error;
241 
242             -- 6) Print one concise summary line with timing information
243             OUTL := null;
244             write(OUTL, idx);
245             write(OUTL, string'(" A="));              write(OUTL, to_hstring(TBA));
246             write(OUTL, string'(" B="));              write(OUTL, to_hstring(TBB));
247             write(OUTL, string'(" Cin="));            write(OUTL, TBCin);
248             write(OUTL, string'("  |  S="));         write(OUTL, to_hstring(TBS));
249             write(OUTL, string'(" Cout="));           write(OUTL, TBCout);
250             write(OUTL, string'(" Ovfl="));           write(OUTL, TBOvfl);
251             write(OUTL, string'("  Delays(S/Cout/Ovfl)="));
252             write(OUTL, PropDelay_S);   write(OUTL, string'("/"));
253             write(OUTL, PropDelay_Cout);write(OUTL, string'("/"));
254             write(OUTL, PropDelay_Ovfl);
255             write(OUTL, string'("  status="));
256             if pass then
257                 write(OUTL, string'("PASS"));
258             else
259                 write(OUTL, string'("FAIL"));
260             end if;
261             writeline(output, OUTL);
262 
263             -- Increase index
264             idx := idx + 1;
265         end loop;
266 
267         -- Report worst-case delays and test summary at the end
268         report "Simulation completed: reached end of " & TestVectorFile;
269         report "Test Summary: " & integer'image(total_tests - failed_tests) & "
            passed, " &
270                                   integer'image(failed_tests) & " failed out of " &
271                                   integer'image(total_tests) & " total tests";
272         report "Worst-case propagation delays - S: " & time'image(MaxPropDelay_S) &
273                ", Cout: " & time'image(MaxPropDelay_Cout) &
274                ", Ovfl: " & time'image(MaxPropDelay_Ovfl);
275         report "Overall worst-case propagation delay: " & time'image(
            MaxPropDelay_Overall);
276 
277         -- Close test vector file
278         file_close(tvf);
279         wait;
280     end process;
281 end architecture;
```