

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use IEEE.numeric_std.ALL;
4  use std.textio.all;
5
6  -- naming convention for architectures: an acronym created based on the name of each
   topology (i.e. ripple-carry adder = RCA, etc.)
7
8  entity EN_Adder is
9      generic (N: natural := 64);
10     port (
11         A, B : in std_logic_vector (N-1 downto 0);
12         S : out std_logic_vector (N-1 downto 0);
13         Cin : in std_logic;
14         Cout, Ovfl : out std_logic
15     );
16 end EN_Adder;
17 /*
18 -- Quartus Optimized Ripple Adder
19 architecture FastRipple of EN_Adder is
20
21     signal temp : unsigned(N downto 0);
22     begin
23         -- Extend A and B to N+1 bits with a leading '0'
24         -- Extend Cin to N+1 bits with N zeros in the upper bits
25
26         temp <= unsigned('0' & A) + unsigned('0' & B) + unsigned(to_unsigned(0,N) &
           Cin);
27
28         S <= std_logic_vector(temp(N-1 downto 0));
29         Cout <= temp(N);
30         Ovfl <= (temp(N) xor temp(N-1));
31     end FastRipple;*/
32
33 -- RCA : Ripple Carry Adder
34 architecture RCA of EN_Adder is
35     signal C : std_logic_vector (N downto 0);
36     signal P,G : std_logic_vector (N-1 downto 0);
37
38     begin
39         -- replace c(0) so c can be used all throughout
40         c(0) <= Cin;
41
42         -- generate and propagates block (for every bit)
43         g <= a and b;
44         p <= a xor b;
45
46         -- carry network
47         c(N downto 1) <= g or (p and c(N-1 downto 0));
48
49         -- generate sum bits
50         S <= p xor c(n-1 downto 0);
51
52         -- label the final carry as cout
53         Cout <= C(N);
54
55         -- ovfl logic
56         Ovfl <= (not (A(N-1) xor B(N-1))) and (A(N-1) xor S(N-1));
57
58
59 end RCA;
60
61 -- CSA : Conditional Sum Adder
62 architecture CSA of EN_Adder is
63     -- define size of each recursion
64     constant N_half : integer := N / 2;
65     -- define intermediate signals
66     signal Cout0, Cout1, Chalf : std_logic := '0';
67     signal sum0, sum1 : std_logic_vector ((N_half-1) downto 0) := (others => '0');
68
69
70     begin
71         -- generate recursion until we reach base case of N = 2

```

```

72     recur : if N > 2 generate
73         begin
74             -- Lower half of calculations
75             CSA_low : entity work.EN_Adder(CSA)
76                 generic map (N => N_half)
77                 port map (
78                     A => A(N_half-1 downto 0),
79                     B => B(N_half-1 downto 0),
80                     S => S(N_half-1 downto 0),
81                     Cin => Cin,
82                     Cout => Chalf,
83                     Ovfl => open
84                 );
85             -- upper half calculations assuming cin = 0
86             CSA_zero : entity work.EN_Adder(CSA)
87                 generic map (N => N_half)
88                 port map (
89                     A => A(N-1 downto N_half),
90                     B => B(N-1 downto N_half),
91                     S => sum0,
92                     Cin => '0',
93                     Cout => Cout0,
94                     Ovfl => open
95                 );
96             -- -- upper half calculations assuming cin = 1
97             CSA_one : entity work.EN_Adder(CSA)
98                 generic map (N => N_half)
99                 port map (
100                     A => A(N-1 downto N_half),
101                     B => B(N-1 downto N_half),
102                     S => sum1,
103                     Cin => '1',
104                     Cout => Cout1,
105                     Ovfl => open
106                 );
107         end generate recur;
108         -- leaf case 2 bit carry-select adder
109         leaf: if N = 2 generate
110             -- define intermediate signals
111             signal g, p : std_logic;
112             begin
113                 -- generate and propagate for lower bit
114                 g <= A(0) and B(0);
115                 p <= A(0) xor B(0);
116                 S(0) <= p xor Cin;
117
118                 -- Mux input (i.e intermediate carry/ true Cin)
119                 Chalf <= g or (Cin and p);
120
121                 -- half adder with cin = 0
122                 sum0(0) <= A(1) xor B(1);
123
124                 -- half adder with cin = 1
125                 sum1(0) <= not (A(1) xor B(1));
126                 -- Cout mux inputs
127                 Cout0 <= A(1) and B(1);
128                 Cout1 <= A(1) or B(1);
129             end generate leaf;
130
131             -- sum mux
132             S((N-1)downto N_half) <= sum1 when Chalf = '1' else sum0;
133             -- cout mux
134             Cout <= Cout1 when Chalf = '1' else Cout0;
135             -- ovfl logic
136             Ovfl <= (not (A(N-1) xor B(N-1))) and (A(N-1) xor S(N-1));
137
138     end CSA;
139
140     -- LACTA : Look Ahead Carry Tree Adder
141     architecture LACTA of EN_Adder is
142         -- define intermediate signals
143         signal P, G : std_logic_vector(N-1 downto 0);
144

```

```

145 begin
146     -- propagate and generate block (for each bit)
147     P <= A xor B;
148     G <= A and B;
149
150     -- Base case N = 4
151     leaf: if N = 4 generate
152         -- define intermediate signals
153         signal Cbits : std_logic_vector(4 downto 0); -- Carry out within leaf
154         signal Pg4, Gg4 : std_logic;
155
156         begin
157             -- replace Cbits(0) so c can be used all throughout
158             Cbits(0) <= Cin;
159
160             -- use 4 bit look ahead carry network componenet (EN_LACGN4) to get
161             -- the carries
162             U_LEAF: entity work.EN_LACG4(LACN4)
163             generic map (N => 4)
164             port map (
165                 Gin => G,
166                 Pin => P,
167                 Gout => Gg4,
168                 Pout => Pg4,
169                 Cin => Cbits(0),
170                 C => Cbits(3 downto 1)
171             );
172
173             -- generate the sum from EN_LACGN4 outputs
174             S <= P xor Cbits(3 downto 0);
175
176             -- intermediate Cout
177             Cout <= (Pg4 and Cin) or Gg4;
178
179             -- intermediate ovfl ???
180             Ovfl <= (not (A(3) xor B(3))) and (A(3) xor S(3));
181         end generate;
182
183     -- Generate Recursive case N > 4
184     recur: if N > 4 generate
185         -- split N into quarters
186         constant Q : integer := N/4;
187
188         -- intermediate signals
189         signal A0, A1, A2, A3 : std_logic_vector(Q-1 downto 0);
190         signal B0, B1, B2, B3 : std_logic_vector(Q-1 downto 0);
191         signal P0, P1, P2, P3 : std_logic_vector(Q-1 downto 0);
192         signal G0, G1, G2, G3 : std_logic_vector(Q-1 downto 0);
193
194
195         -- Quarter group P/G (one bit per quarter)
196         signal PgQ : std_logic_vector(3 downto 0);
197         signal GgQ : std_logic_vector(3 downto 0);
198
199         -- Carry fanout to quarters (Cq(0)=Cin, Cq(1..3) drive Q1..Q3)
200         signal Cq : std_logic_vector(3 downto 0);
201
202         -- Quarter sums
203         signal S0, S1, S2, S3 : std_logic_vector(Q-1 downto 0);
204
205         -- Top group P/G (for overall Cout)
206         signal PgTop, GTop : std_logic;
207
208         -- First reduction stage: 4-bit blocks inside each quarter
209         constant BLKS_PER_Q : integer := Q/4;
210         signal Pg0_blk, Gg0_blk : std_logic_vector(BLKS_PER_Q-1 downto 0);
211         signal Pg1_blk, Gg1_blk : std_logic_vector(BLKS_PER_Q-1 downto 0);
212         signal Pg2_blk, Gg2_blk : std_logic_vector(BLKS_PER_Q-1 downto 0);
213         signal Pg3_blk, Gg3_blk : std_logic_vector(BLKS_PER_Q-1 downto 0);
214
215     begin
216         -- Quarter slices

```

```

217 A0 <= A(Q-1 downto 0);
218 A1 <= A(2*Q-1 downto Q);
219 A2 <= A(3*Q-1 downto 2*Q);
220 A3 <= A(4*Q-1 downto 3*Q);
221
222 B0 <= B(Q-1 downto 0);
223 B1 <= B(2*Q-1 downto Q);
224 B2 <= B(3*Q-1 downto 2*Q);
225 B3 <= B(4*Q-1 downto 3*Q);
226
227 P0 <= P(Q-1 downto 0);
228 P1 <= P(2*Q-1 downto Q);
229 P2 <= P(3*Q-1 downto 2*Q);
230 P3 <= P(4*Q-1 downto 3*Q);
231
232 G0 <= G(Q-1 downto 0);
233 G1 <= G(2*Q-1 downto Q);
234 G2 <= G(3*Q-1 downto 2*Q);
235 G3 <= G(4*Q-1 downto 3*Q);
236
237 -- Build 4-bit block groups inside each quarter
238 blk_q0: for i in 0 to BLKS_PER_Q-1 generate
239     constant L : integer := 4*i;
240 begin
241     Q0_BLK: entity work.EN_LACG4(LACN4)
242         generic map (N => 4)
243         port map ( Gin=>G0(L+3 downto L), Pin=>P0(L+3 downto L),
244                 Gout=>Gg0_blk(i), Pout=>Pg0_blk(i), Cin=>'0', C=>open
245                 );
246 end generate;
247
248 blk_q1: for i in 0 to BLKS_PER_Q-1 generate
249     constant L : integer := 4*i;
250 begin
251     Q1_BLK: entity work.EN_LACG4(LACN4)
252         generic map (N => 4)
253         port map ( Gin=>G1(L+3 downto L), Pin=>P1(L+3 downto L),
254                 Gout=>Gg1_blk(i), Pout=>Pg1_blk(i), Cin=>'0', C=>open
255                 );
256 end generate;
257
258 blk_q2: for i in 0 to BLKS_PER_Q-1 generate
259     constant L : integer := 4*i;
260 begin
261     Q2_BLK: entity work.EN_LACG4(LACN4)
262         generic map (N => 4)
263         port map ( Gin=>G2(L+3 downto L), Pin=>P2(L+3 downto L),
264                 Gout=>Gg2_blk(i), Pout=>Pg2_blk(i), Cin=>'0', C=>open
265                 );
266 end generate;
267
268 blk_q3: for i in 0 to BLKS_PER_Q-1 generate
269     constant L : integer := 4*i;
270 begin
271     Q3_BLK: entity work.EN_LACG4(LACN4)
272         generic map (N => 4)
273         port map ( Gin=>G3(L+3 downto L), Pin=>P3(L+3 downto L),
274                 Gout=>Gg3_blk(i), Pout=>Pg3_blk(i), Cin=>'0', C=>open
275                 );
276 end generate;
277
278 -- Combine the 4 block groups of each quarter into one group bit (Q=16)
279 combine_q16: if Q = 16 generate
280     Q0_GRP: entity work.EN_LACG4(LACN4)
281         generic map (N => 4)
282         port map ( Gin=>Gg0_blk, Pin=>Pg0_blk, Gout=>GgQ(0), Pout=>PgQ(0), Cin
283                 =>'0', C=>open );
284     Q1_GRP: entity work.EN_LACG4(LACN4)
285         generic map (N => 4)
286         port map ( Gin=>Gg1_blk, Pin=>Pg1_blk, Gout=>GgQ(1), Pout=>PgQ(1), Cin
287                 =>'0', C=>open );
288     Q2_GRP: entity work.EN_LACG4(LACN4)
289         generic map (N => 4)

```

```

284         port map ( Gin=>Gg2_blk, Pin=>Pg2_blk, Gout=>GgQ(2), Pout=>PgQ(2), Cin
                =>'0', C=>open );
285     Q3_GRP: entity work.EN_LACG4(LACN4)
286         generic map (N => 4)
287         port map ( Gin=>Gg3_blk, Pin=>Pg3_blk, Gout=>GgQ(3), Pout=>PgQ(3), Cin
                =>'0', C=>open );
288 end generate;
289
290 -- Pass-through for Q=4 (each quarter already one 4-bit block)
291 combine_q4: if Q = 4 generate
292     PgQ(0) <= Pg0_blk(0);  GgQ(0) <= Gg0_blk(0);
293     PgQ(1) <= Pg1_blk(0);  GgQ(1) <= Gg1_blk(0);
294     PgQ(2) <= Pg2_blk(0);  GgQ(2) <= Gg2_blk(0);
295     PgQ(3) <= Pg3_blk(0);  GgQ(3) <= Gg3_blk(0);
296 end generate;
297
298 -- Top EN_LACG4 over the 4 quarters: generates carries into Q1..Q3
299 Cq(0) <= Cin;
300 TOP_FANOUT: entity work.EN_LACG4(LACN4)
301     generic map (N => 4)
302     port map (
303         Gin  => GgQ,
304         Pin  => PgQ,
305         Gout => GTop,
306         Pout => PgTop,
307         Cin  => Cq(0),
308         C    => Cq(3 downto 1) -- three carries into Q1..Q3
309     );
310
311 -- Recurse into four child adders with their proper carry-ins
312 UQ0: entity work.EN_Adder(LACTA)
313     generic map (N => Q)
314     port map ( A=>A0, B=>B0, S=>S0, Cin=>Cq(0), Cout=>open, Ovfl=>open );
315
316 UQ1: entity work.EN_Adder(LACTA)
317     generic map (N => Q)
318     port map ( A=>A1, B=>B1, S=>S1, Cin=>Cq(1), Cout=>open, Ovfl=>open );
319
320 UQ2: entity work.EN_Adder(LACTA)
321     generic map (N => Q)
322     port map ( A=>A2, B=>B2, S=>S2, Cin=>Cq(2), Cout=>open, Ovfl=>open );
323
324 UQ3: entity work.EN_Adder(LACTA)
325     generic map (N => Q)
326     port map ( A=>A3, B=>B3, S=>S3, Cin=>Cq(3), Cout=>open, Ovfl=>open );
327
328 -- Stitch sums (MSB..LSB), top-level Cout, signed overflow
329 S    <= S3 & S2 & S1 & S0;
330 Cout <= (PgTop and Cin) or GTop;
331 Ovfl <= (not (A(N-1) xor B(N-1))) and (A(N-1) xor S(N-1));
332 end generate;
333
334
335 end LACTA;
336
337 -- BKA : Brent-Kung Adder
338 architecture BKA of EN_Adder is
339
340     -- Bitwise propagate / generate
341     signal P0, G0 : std_logic_vector(N-1 downto 0);
342
343     -- intermediate signals
344     signal P1, G1 : std_logic_vector(N-1 downto 0);
345     signal P2, G2 : std_logic_vector(N-1 downto 0);
346     signal P3, G3 : std_logic_vector(N-1 downto 0);
347     signal P4, G4 : std_logic_vector(N-1 downto 0);
348     signal P5, G5 : std_logic_vector(N-1 downto 0);
349
350     -- Final p and g last stage
351     signal Pf, Gf : std_logic_vector(N-1 downto 0);
352
353     -- Carries
354     signal C : std_logic_vector(N downto 0);

```

```

355
356 begin
357 -- 1) Bitwise propagate / generate
358 gen_pg : for i in 0 to N-1 generate
359     P0(i) <= A(i) xor B(i);
360     G0(i) <= A(i) and B(i);
361 end generate;
362
363 -- 2) Prefix network (Brent-Kung via iterative doubling: 1,2,4,8,16,32)
364 --     (G,P) □ (g,p) = (G or (P and g), P and p)
365
366 -- Stage 0: distance = 1
367 G1(0) <= G0(0);
368 P1(0) <= P0(0);
369 gen_s0_rest_en : if N > 1 generate
370     gen_s0_rest : for i in 1 to N-1 generate
371         G1(i) <= G0(i) or (P0(i) and G0(i-1));
372         P1(i) <= P0(i) and P0(i-1);
373     end generate;
374 end generate;
375
376 -- Stage 1: distance = 2
377 gen_s1_pass_en : if N >= 2 generate
378     gen_s1_pass : for i in 0 to 1 generate
379         G2(i) <= G1(i);
380         P2(i) <= P1(i);
381     end generate;
382 end generate;
383 gen_s1_rest_en : if N > 2 generate
384     gen_s1_rest : for i in 2 to N-1 generate
385         G2(i) <= G1(i) or (P1(i) and G1(i-2));
386         P2(i) <= P1(i) and P1(i-2);
387     end generate;
388 end generate;
389
390 -- Stage 2: distance = 4
391 gen_s2_pass_en : if N >= 4 generate
392     gen_s2_pass : for i in 0 to 3 generate
393         G3(i) <= G2(i);
394         P3(i) <= P2(i);
395     end generate;
396 end generate;
397 gen_s2_rest_en : if N > 4 generate
398     gen_s2_rest : for i in 4 to N-1 generate
399         G3(i) <= G2(i) or (P2(i) and G2(i-4));
400         P3(i) <= P2(i) and P2(i-4);
401     end generate;
402 end generate;
403
404 -- Stage 3: distance = 8
405 gen_s3_pass_en : if N >= 8 generate
406     gen_s3_pass : for i in 0 to 7 generate
407         G4(i) <= G3(i);
408         P4(i) <= P3(i);
409     end generate;
410 end generate;
411 gen_s3_rest_en : if N > 8 generate
412     gen_s3_rest : for i in 8 to N-1 generate
413         G4(i) <= G3(i) or (P3(i) and G3(i-8));
414         P4(i) <= P3(i) and P3(i-8);
415     end generate;
416 end generate;
417
418 -- Stage 4: distance = 16
419 gen_s4_pass_en : if N >= 16 generate
420     gen_s4_pass : for i in 0 to 15 generate
421         G5(i) <= G4(i);
422         P5(i) <= P4(i);
423     end generate;
424 end generate;
425 gen_s4_rest_en : if N > 16 generate
426     gen_s4_rest : for i in 16 to N-1 generate
427         G5(i) <= G4(i) or (P4(i) and G4(i-16));

```

```

428         P5(i) <= P4(i) and P4(i-16);
429     end generate;
430 end generate;
431
432 -- Stage 5: distance = 32
433 gen_s5_pass_en : if N >= 32 generate
434     gen_s5_pass : for i in 0 to 31 generate
435         Gf(i) <= G5(i);
436         Pf(i) <= P5(i);
437     end generate;
438 end generate;
439 gen_s5_rest_en : if N > 32 generate
440     gen_s5_rest : for i in 32 to N-1 generate
441         Gf(i) <= G5(i) or (P5(i) and G5(i-32));
442         Pf(i) <= P5(i) and P5(i-32);
443     end generate;
444 end generate;
445
446 -- 3) Carries / Sum / Ovfl
447 -- set C(0) as Cin for ease of computations
448 C(0) <= Cin;
449
450 -- generate carries
451 gen_c : for i in 0 to N-1 generate
452     C(i+1) <= Gf(i) or (Pf(i) and Cin);
453 end generate;
454
455 -- generate sums
456 gen_s : for i in 0 to N-1 generate
457     S(i) <= P0(i) xor C(i);
458 end generate;
459
460 -- set Cout and Ovfl
461 Cout <= C(N);
462 Ovfl <= C(N) xor C(N-1);
463 end architecture BKA;
464
465 -- Carry-Bypass Adder (CBA)
466 architecture CBA of EN_Adder is
467     -- Component declaration for the 4-bit lookahead carry generator
468     component EN_LACG4 is
469         generic (N: natural := 4);
470         port (
471             Gin, Pin : in std_logic_vector (N-1 downto 0);
472             Gout, Pout : out std_logic;
473             Cin : in std_logic;
474             C : out std_logic_vector (N-1 downto 1)
475         );
476     end component;
477
478     -- Constants and signals
479     constant BLOCK_SIZE : natural := 4;
480     constant NUM_BLOCKS : natural := N / BLOCK_SIZE;
481
482     -- Block propagate and generate signals
483     signal P_block, G_block : std_logic_vector (NUM_BLOCKS-1 downto 0);
484
485     -- Block carry signals
486     signal block_carry_in : std_logic_vector (NUM_BLOCKS downto 0);
487     signal block_carry_out : std_logic_vector (NUM_BLOCKS-1 downto 0);
488     signal block_carry_ripple : std_logic_vector (NUM_BLOCKS-1 downto 0);
489
490     -- Individual bit propagate and generate signals
491     signal P, G : std_logic_vector (N-1 downto 0);
492
493     -- Internal carry signals for each bit
494     type carry_array is array (0 to NUM_BLOCKS-1) of std_logic_vector (BLOCK_SIZE-1
495     downto 1);
496     signal C_internal : carry_array;
497
498     -- Individual sum signals
499     signal S_internal : std_logic_vector (N-1 downto 0);

```

```

500 begin
501     -- Initialize the first block carry input
502     block_carry_in(0) <= Cin;
503
504     -- Generate all the propagate and generate signals for individual bits
505     GEN_PG: for i in 0 to N-1 generate
506         P(i) <= A(i) xor B(i);
507         G(i) <= A(i) and B(i);
508     end generate GEN_PG;
509
510     -- Generate the 4-bit lookahead blocks
511     GEN_BLOCKS: for i in 0 to NUM_BLOCKS-1 generate
512         -- Instantiate the 4-bit lookahead carry generator for each block
513         LACG_INST: EN_LACG4
514             generic map (N => BLOCK_SIZE)
515             port map (
516                 Gin => G((i+1)*BLOCK_SIZE-1 downto i*BLOCK_SIZE),
517                 Pin => P((i+1)*BLOCK_SIZE-1 downto i*BLOCK_SIZE),
518                 Gout => G_block(i),
519                 Pout => P_block(i),
520                 Cin => block_carry_in(i),
521                 C => C_internal(i)
522             );
523
524         -- Calculate the ripple carry output for this block (normal lookahead output)
525         block_carry_ripple(i) <= G_block(i) or (P_block(i) and block_carry_in(i));
526
527         -- Skip logic: multiplexer to choose between ripple path and skip path
528         block_carry_out(i) <= block_carry_in(i) when P_block(i) = '1' else
            block_carry_ripple(i);
529
530         -- Connect carry output to next block's carry input
531         block_carry_in(i+1) <= block_carry_out(i);
532
533         -- Generate sum bits for this block
534         GEN_SUM_BITS: for j in 0 to BLOCK_SIZE-1 generate
535             -- For bit 0 in each block, use the block carry input
536             BIT0: if j = 0 generate
537                 S_internal(i*BLOCK_SIZE + j) <= P(i*BLOCK_SIZE + j) xor block_carry_in(i);
538             end generate BIT0;
539
540             -- For bits 1-3 in each block, use the internal carry from lookahead
541             OTHER_BITS: if j > 0 generate
542                 S_internal(i*BLOCK_SIZE + j) <= P(i*BLOCK_SIZE + j) xor C_internal(i)(j);
543             end generate OTHER_BITS;
544         end generate GEN_SUM_BITS;
545     end generate GEN_BLOCKS;
546
547     -- Connect outputs
548     S <= S_internal;
549     Cout <= block_carry_in(NUM_BLOCKS);
550
551     -- Overflow detection for signed arithmetic
552     Ovfl <= (not (A(N-1) xor B(N-1))) and (A(N-1) xor S(N-1));
553
554 end architecture CBA;

```