```
library ieee;
 1
          use ieee.std logic 1164.all;
 2
 3
          use ieee.numeric std.all;
 4
          use std.textio.all;
 5
 6
  7
          entity TB Adder CSA is
 8
          end TB Adder CSA;
 9
10
          architecture behavior of TB Adder CSA is
             constant N : integer := 6\overline{4};
11
12
13
             -- DUT ports
14
             signal TBA, TBB : std logic vector(N-1 downto 0) := (others => '0');
             signal TBCin : std_logic := '0';
signal TBS : std_logic_vector(N-1 downto 0);
signal TBCout : std_logic;
15
16
17
             signal TBOvfl : std logic;
18
19
20
             -- Test-vector file
21
             constant TestVectorFile : string := "TestVectors/Adder00.tvs";
2.2
             constant PreStimTime : time := 1 ns;
             constant PostStimTime : time := 100 ns; -- adjust after experimenting
23
24
25
       begin
             ______
26
27
              -- Device Under Test
28
29
           dut: entity work.EN Adder (CSA)
30
                generic map (N => N)
31
                 port map (
32
                   A \Rightarrow TBA
33
                     B \Rightarrow TBB
34
                      Cin => TBCin,
35
                      S \Rightarrow TBS
36
                    Cout => TBCout,
37
                      Ovfl => TBOvfl
38
                  );
39
40
41
              -- Stimulus Process with per-vector line printing
42
43
             stimulus : process
44
                  file
                                      tvf : text;
                  variable L, L2 : line;
45
                  constant MAXLEN : natural := 2048;
46
                  variable s : string(1 to MAXLEN);
variable vA, vB, vS : std_logic_vector(N-1 downto 0);
47
48
                  variable vCin, vCout, vOvfl : std_logic;
49
                  variable veri, vector, ve
50
51
52
                  variable OUTL
53
                                                                                                   -- for printing one summary line
54
             begin
55
                  file_open(tvf, TestVectorFile, read_mode);
                  report "Using test vectors from file: " & TestVectorFile;
56
57
58
                  while not endfile(tvf) loop
59
                      readline(tvf, L);
60
61
                       -- Skip blank or comment lines (comments start with "--")
62
                       if L'length = 0 then
63
                          next;
64
                       end if;
65
66
                      skip line := false;
67
68
                       if L'length > MAXLEN then
69
                          report "Input line exceeds MAXLEN=" & integer'image(MAXLEN) severity failure;
70
                       end if;
71
                       s := (others => ' ');
73
                       s(1 to L'length) := L.all; -- length-safe copy
```

```
75
            -- Check if the first two non-space characters are "--"
 76
            for i in s'range loop
 77
              if s(i) > ' ' then
 78
                if i < s'high and s(i) = '-' and s(i + 1) = '-' then
 79
                  skip line := true;
 80
                end if;
 81
                exit;
              end if:
 82
            end loop;
 83
 84
            if skip line then
 85
              next;
            end if;
 86
 87
 88
            -- Rebuild the line to parse values
 89
            L2 := null;
 90
            write(L2, s(1 to L'length));
 91
 92
            -- Parse: A B Cin S Cout Ovfl
 93
            HREAD (L2, vA);
 94
            HREAD(L2, vB);
 95
            read (L2, vCin);
 96
            HREAD(L2, vS);
 97
            read (L2, vCout);
 98
            read (L2, vOvfl);
 99
            -- 1) Drive 'X' for PreStimTime (per spec)
100
101
                <= (others => 'X');
102
                  <= (others => 'X');
103
            TBCin <= 'X';
104
            wait for PreStimTime;
105
106
            -- 2) Apply inputs
107
            TBA \leftarrow vA;
            TBB
108
                  <= vB;
109
            TBCin <= vCin;
110
            -- 3) Wait for outputs to settle (experiment to choose PostStimTime)
111
112
            wait for PostStimTime;
113
114
            -- 4) Compute pass/fail and (optionally) assert
115
            pass := (TBS = vS) and (TBCout = vCout) and (TBOvfl = vOvfl);
116
117
            assert pass
118
              report "Mismatch: i=" & integer'image(idx) &
                     " A=" & to_hstring(TBA) &
119
                     " B=" & to_hstring(TBB) &
120
                     " Cin=" & std_logic'image(TBCin) &
121
                     " got S=" & to hstring(TBS) & " Cout=" & std logic'image(TBCout) & "
122
                     Ovfl=" & std_logic'image(TBOvfl) &
                     " exp S=" & to hstring(vS) & " Cout=" & std logic'image(vCout) & "
123
                     Ovfl=" & std logic'image(vOvfl)
124
              severity error;
125
126
            -- 5) Print one concise summary line (goes to ModelSim transcript)
127
            OUTL := null;
128
            write(OUTL, idx);
129
            write(OUTL, string'(" A="));
                                                       write(OUTL, to hstring(TBA));
130
            write(OUTL, string'(" B="));
                                                       write(OUTL, to_hstring(TBB));
131
            write(OUTL, string'(" Cin="));
                                                       write(OUTL, TBCin);
            write(OUTL, string'(" | S="));
132
                                                       write(OUTL, to hstring(TBS));
            write(OUTL, string'(" Cout="));
133
                                                       write(OUTL, TBCout);
            write(OUTL, string'(" Ovfl="));
134
                                                       write(OUTL, TBOvfl);
            write(OUTL, string'(" status="));
135
136
            if pass then write(OUTL, string'("PASS"));
137
                     else write(OUTL, string'("FAIL"));
138
            end if:
139
            writeline(output, OUTL);
140
141
            idx := idx + 1;
142
          end loop;
143
144
          report "Simulation completed: reached end of " & TestVectorFile;
```

74

```
file_close(tvf);
wait;
end process;
end architecture;
149
150
```