```
library ieee;
     use ieee.std logic 1164.all;
3
     use IEEE.numeric std.ALL;
4
     use std.textio.all;
5
6
7
     entity EN Adder is
8
          generic (N: natural := 64);
9
          port (
10
              A, B : in std logic vector (N-1 downto 0);
11
              S : out std logic vector (N-1 downto 0);
              Cin : in std_logic;
12
13
              Cout, Ovfl : out std logic
14
          );
15
     end EN Adder;
16
17
     architecture ripple of EN Adder is
18
          signal C : std logic vector (N-1 downto 0);
19
          signal P,G : std logic_vector (N-1 downto 0);
20
21
         begin
22
          P(0) \le A(0) \times B(0);
23
         G(0) \le A(0) \text{ and } B(0);
24
          S(0) \leftarrow P(0) \times Cin;
25
         C(0) \leftarrow G(0) or (P(0) and Cin);
26
27
         rippleNetwork: for i in 1 to N-1 generate
28
              P(i) \leq A(i) \times B(i);
29
              G(i) \leq A(i) and B(i);
30
              S(i) \leftarrow P(i) \times C(i-1);
31
              C(i) \leftarrow G(i) \text{ or } (P(i) \text{ and } C(i-1));
32
          end generate;
33
         Cout \leftarrow C(N-1);
34
          Ovfl \leq (not (A(N-1) xor B(N-1))) and (A(N-1) xor S(N-1));
35
36
37
     end ripple;
38
39
     architecture FastRipple of EN Adder is
40
41
     signal temp : unsigned(N downto 0);
42
         begin
43
          -- Extend A and B to N+1 bits with a leading '0'
44
          -- Extend Cin to N+1 bits with N zeros in the upper bits
45
46
              temp <= unsigned('0' & A) + unsigned('0' & B) + unsigned(to unsigned(0,N) &
              Cin);
47
48
                    <= std logic vector(temp(N-1 downto 0));</pre>
49
          Cout <= temp(N);
50
           Ovfl \leq (temp(N) xor temp(N-1));
51
     end FastRipple;
52
53
     architecture CSA of EN Adder is
54
         constant N_half : integer := N / 2;
          signal Cout0, Cout1, Chalf : std logic := '0';
55
56
          signal sum0, sum1 : std logic vector ((N half-1) downto 0) := (others => '0');
57
58
59
         begin
60
              recur : if N > 2 generate
61
                  begin
62
          CSAlow: entity work. EN Adder (CSA)
63
            generic map (N => N half)
64
            port map (
65
              A \Rightarrow A(N \text{ half-1 downto } 0),
66
              B \Rightarrow B(N \text{ half-1 downto } 0),
67
              S \Rightarrow S(N \text{ half-1 downto } 0),
68
              Cin => Cin,
69
              Cout => Chalf,
70
              Ovfl => open
71
          CSAzero : entity work.EN_Adder(CSA)
```

```
73
             generic map (N => N half)
 74
             port map (
 75
                    => A(N-1 downto N half),
              Α
 76
               В
                    => B(N-1 downto N half),
 77
               S
                    => sum0,
 78
               Cin => '0',
 79
               Cout => Cout0,
 80
               Ovfl => open
 81
             );
          CSAone : entity work.EN Adder (CSA)
 82
 83
             generic map (N => N_half)
             port map (
 84
 85
               Α
                    => A(N-1 downto N half),
 86
                    => B(N-1 downto N half),
 87
                    => sum1,
               Cin => '1',
 88
               Cout => Cout1,
 89
 90
               Ovfl => open
 91
            );
 92
               end generate recur;
 93
 94
               leaf: if N = 2 generate
 95
                   signal g, p : std_logic;
                   begin
 96
 97
                   g \leq A(0) and B(0);
                   p \le A(0) \times p \in B(0);
 98
 99
                   S(0) <= p xor Cin;
100
                   Chalf <= g or (Cin and p);</pre>
101
102
                   sum0(0) \le A(1) xor B(1);
103
                   sum1(0) \le not (A(1) xor B(1));
104
                   Cout0 \leftarrow A(1) and B(1);
105
                   Cout1 \leq= A(1) or B(1);
106
               end generate leaf;
107
108
109
               S((N-1) downto N_half) \le sum1 when Chalf = '1' else sum0;
               Cout <= Cout1 when Chalf = '1' else Cout0;
110
111
112
               Ovfl \leq (not (A(N-1) xor B(N-1))) and (A(N-1) xor S(N-1));
113
114
115
116
      end CSA;
```