


Project Submitted in Partial Fulfillment of the Requirements for Ensc 350
Towards a Bachelor Degree in Engineering Science.



1- Table of Contents

1- Table of Contents	1
2 - Introduction	. 2
3 - Experimental Procedures	
4 - Design Candidates	
Design Candidate 1 (Baseline) and 2: Ripple Adder Topology	
Design Candidate 1(Baseline): Ripple Adder on a Cyclone IV FPGA	
Design Candidate 4: Ripple Adder on an ARRIA II FPGA	4
Design Candidate 3 and 4: Conditional-Sum Adder Topology	5
Design Candidate 3: CSA on a Cyclone IV FPGA	
Design Candidate 4: CSA on an ARRIA II FPGA	6
5 - Testbenches	7
6 - Cost Analysis	8
7 - Results Analysis and Conclusion	8
8 - Appendix	
A.1 Directory Structure	
A.2 References	. 11

2 - Introduction

This project explored four different design candidates and two distinct adder topologies, each implemented on two different FPGAs. Specifically, each topology was implemented on a Cyclone IV FPGA and an ARRIA II FPGA (models EP4CE115F29C7 and EP2AGX45DF29C6, respectively). These devices were selected to compare the cost and efficiency of each topology when mapped onto architectures using 4-input logic elements (Cyclone IV) versus 8-input adaptive logic modules (ARRIA

II). The two adder topologies were designed based on the hierarchical carry-select principle and the carry-propagation principle. The adder entity used as the foundation for both topologies is shown in Figure 1.


```
entity EN_Adder is
   generic (N: natural := 64);
   port (
        A, B : in std_logic_vector (N-1 downto 0);
        S : out std_logic_vector (N-1 downto 0);
        Cin : in std_logic;
        Cout, Ovfl : out std_logic
);
end EN_Adder;
```

Figure 1: Adder Entity Definition within EN Adder.vhd

3 - Experimental Procedures

In this experiment, two 64-bit adder topologies, the ripple-carry adder and the conditional-sum adder (CSA), were first implemented in VHDL and synthesized using Quartus for two FPGA devices: the Cyclone IV E and the Arria II. Each design was analyzed, fitted, and compiled to examine hardware

synthesis behaviour and ensure proper implementation. Following the synthesis, separate testbenches were developed for both architectures to verify their functionality through simulation. The testbenches read test vectors from a .tvs file containing predefined input and expected output values, which were applied to the adders to confirm correct operation under various input conditions.



4 - Design Candidates

<u>Design Candidate 1 (Baseline) and 2: Ripple Adder Topology</u>

The ripple-carry architecture of the EN_Adder implements a 64-bit ripple-carry adder structure, where each bit stage computes its sum and carry sequentially based on the results of the previous stage. For every bit position, the propagate and generate signals are formed. This causes the carry output of each stage to depend on the carry from the preceding bit. The sum bit of that stage is then determined. This dependency causes the carry signal to "ripple" through all 64 stages from the least significant bit to the most significant bit. This simplifies the VHDL design but introduces a longer carry propagation delay as N increases. The architecture also computes the final carry-out (Cout) from the last stage and the overflow flag (Ovfl) to detect arithmetic overflow for signed operations. The circuit displayed in Figure 2 displays the first two bits of addition. For the 64-bit case, it would continue in the same manner, adding a full adder for each bit.




Figure 2: Ripple Adder (case N=2)

Design Candidate 1(Baseline): Ripple Adder on a Cyclone IV FPGA

The cost and efficiency of this candidate will be used as a baseline when discussing the following design candidates.

Design Candidate 4: Ripple Adder on an ARRIA II FPGA

Design Candidate 3 and 4: Conditional-Sum Adder Topology

The N-bit addition is repeatedly divided into two halves until the base case (leaf) of a 2-bit adder is reached. At each recursive level, the lower half of the adder computes its sum and an intermediate carry. Simultaneously, two upper-half adders operate in parallel, assuming Cin = 0 and Cin = 1, as shown in Figure 3. Once the correct carry from the lower section is known, the correct precomputed upper sum and carry are selected using multiplexers. The leaf stage handles the case when the adder reaches the recursive end condition, N = 2. At this stage, it uses the carry select principle to complete a 2-bit addition, as shown in Figure 4.




Figure 3: Generalized leaf case for the conditional sum adder




Figure 4: Leaf case (N =2) for the conditional sum adder (more detailed description)

Design Candidate 3: CSA on a Cyclone IV FPGA

Design Candidate 4: CSA on an ARRIA II FPGA

5 - Testbenches

testbench was created for each topology (Ripple-Carry and Conditional-Sum). Each testbench utilized the TEXTIO VHDL package to read test vectors from the file Adder00.tvs, apply the input values, and compare the simulation results to the expected outputs contained within the same file. In Adder00.tvs, each test vector occupies a single line in the following format: A (first operand in hexadecimal), B (second operand in hexadecimal), Cin (input carry as a signal), Sum (expected sum in hexadecimal), Cout (expected output carry as a signal), and Overflow (expected overflow as a signal). The file includes a combination of base cases, carry-out (unsigned overflow) cases, and two's complement (signed overflow) cases, along with several randomly generated test vectors produced by a Python script. These groups of test vectors are separated by comments, which the testbench was programmed to ignore. Sample output from the Ripple-Carry Adder testbench is shown below in Figure 5; the output from the Conditional-Sum Adder testbench followed a similar format.

** Note: Using test vectors from file: Test/Vectors/Adder00.tvs


Time: 0 ps Iteration: 0 Instance: /tb_adder_rip

1 A=00000000000000000 B=0000000000000000 Cin=0

2 A=00000000000000001 B=0000000000000001 Cin=0

#3 A=00000000000000001 B=0000000000000001 Cin=1 |

(DUT Signals)



Create Adder00.tvs and

populate it with multiple categories of test vectors

Begin Simulation using run ripple.do/run CSA.do

Testbench

flow begins

reads Adder00.tvs files and ignores comment and empty lines

Figure 5: Sample outputs from Ripple Adder Testbench

6 - Cost Analysis

The costs for the design candidates were calculated by the formula $Cost = (Resources\ Used)\ /\ (Total\ Available\ Resources)\ \times\ (Device\ Price)$. This method of calculating the costs factors in the total resources available to the board and the fraction of the board that is being used by the circuit. Resource data was obtained from the Quartus synthesis reports. The normalized cost is obtained from the ratio of the candidate cost to the baseline cost. Given the smaller amount of resources on the Arria EP2AGX45DF29C6 boards, this leads to a larger cost as a greater fraction of the board is in use, despite its reduced resource usage.

		Total	Device	Resources	Cost per	Candidate	Baseline	
Design	Target	Device	Price	Used	LE/ALM	Cost	Cost	Normalized
Candidate	Device	LEs/ALMs	(CAD)	(LEs/ALMs)	(CAD)	(CAD)	(CAD)	Cost
	EP4CE							
	115F29		1029.5647		0.008993	1.4479378	1.4479378	
Baseline	C7	114480	2 [1]	161	403	05	05	1
	EP2AG							
	X45DF		1273.0388		0.035264	5.1838425	1.4479378	
Ripple-Arria	29C6	36100	9 [2]	147	235	71	05	3.580155552
	EP4CE							
	115F29		1029.5647		0.008993	2.4372120	1.4479378	
CSA-Cyclone	C7	114480	2 [1]	271	403	82	05	1.683229814
	EP2AG							
	X45DF		1273.0388		0.035264	6.6296762	1.4479378	
CSA-Arria	29C6	36100	9 [2]	188	235	14	05	4.578702338

Figure 6: Cost Calculations of Design Candidates

7 - Results Analysis and Conclusion

8 - Appendix

A.1 Directory Structure

(folder) Documentation

- ➤ (folder) ActivityLogs
 - o a folder including each group member's activity log worksheets
- ➤ (folder) Images
 - o a folder containing all the images used in the report
- ➤ (folder) OutputFiles
 - ➤ (file) Quartus-Summaries.text
 - Includes summary reports from the synthesis of each design candidate
 - ➤ (file) Sim-Transcript-CSA.text
 - Includes the transcript from the conditional sum adder testbench, displays the test vector index, as well as the test vectors, and the status of each tested test vector
 - ➤ (file) Sim-Transcript-Ripple.text
 - o Includes the transcript from the ripple-carry adder testbench, displays the test vector index, as well as the test vectors, and the status of each tested test vector
- > (file) VHDLSrc_EN Adder.pdf
 - ➤ A PDF listing of the VHDL code for the Adder Entity and Architectures
- ➤ (file) VHDLSrc TB Adder CSA.pdf
 - ➤ A PDF listing of the VHDL code for the testbench written for the conditional sum adder topology
- ➤ (file) VHDLSrc_TB_Adder_RIP.pdf
 - > A PDF listing of the VHDL code for the testbench written for the ripple adder topology
- > (file) DP1-G12-350-1257.pdf
 - Project Report, including cost and efficiency analysis (this document)
- ➤ (file) DP1-Summary-G12-350-1257.pdf
 - A summary of tasks completed in this project, as well as a brief overview of the cost and efficiency analysis

(folder) Simulation

- ➤ (folder) questa
 - o folder created by modelsim, includes pre-compiled netlists
- ➤ (folder) TestVectors
 - ➤ Adder00.tvs
 - File including all the test vectors used by the testbenches
 - ➤ gen testVec.py
 - o a python script to append randomly generated test vectors to the Adder00.tvs file
- > (files) DP1.cr.mti / DP1.mpf
 - Modelsim project files for simulation and testing
- ➤ (file) run CSA.do
 - Script to compile, add waves, run simulation and create a simulation transcript for the conditional-sum adder topology testbench
- ➤ (file) run ripple.do
 - Script to compile, add waves, run simulation and create a simulation transcript for the ripple-carry adder topology testbench
- ➤ (file) TB Adder CSA.vhd
 - o Conditional-sum adder testbench written in VHDL
- ➤ (file) TB Adder RIP.vhd
 - Ripple-Carry adder testbench written in VHDL

(folder) SourceCode

- ➤ (file) EN Adder.vhd
 - Defines the adder entity as well as a ripple adder, fast ripple adder, and conditional sum adder architectures in VHDL

(file) DP1.qpf / DP1.qsf

• Quartus project files for synthesis and analysis of the digital circuits

A.2 References

- [1] "DigiKey," 2 November 2009. [Online]. Available: https://www.digikey.ca/en/products/detail/altera/EP4CE115F29C7/2260452. [Accessed 12 October 2025].
- [2] "DigiKey," 2 February 2009. [Online]. Available: https://www.digikey.ca/en/products/detail/altera/EP2AGX45DF29C6/2349475. [Accessed 12 October 2025].