

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use IEEE.numeric_std.ALL;
4  use std.textio.all;
5
6
7  entity EN_Adder is
8      generic (N: natural := 64);
9      port (
10         A, B : in std_logic_vector (N-1 downto 0);
11         S : out std_logic_vector (N-1 downto 0);
12         Cin : in std_logic;
13         Cout, Ovfl : out std_logic
14     );
15 end EN_Adder;
16
17 architecture ripple of EN_Adder is
18     signal C : std_logic_vector (N-1 downto 0);
19     signal P,G : std_logic_vector (N-1 downto 0);
20
21     begin
22         P(0) <= A(0) xor B(0);
23         G(0) <= A(0) and B(0);
24         S(0) <= P(0) xor Cin;
25         C(0) <= G(0) or (P(0) and Cin);
26
27         rippleNetwork: for i in 1 to N-1 generate
28             P(i) <= A(i) xor B(i);
29             G(i) <= A(i) and B(i);
30             S(i) <= P(i) xor C(i-1);
31             C(i) <= G(i) or (P(i) and C(i-1));
32         end generate;
33         Cout <= C(N-1);
34         Ovfl <= (not (A(N-1) xor B(N-1))) and (A(N-1) xor S(N-1));
35
36
37     end ripple;
38
39     architecture FastRipple of EN_Adder is
40
41     signal temp : unsigned(N downto 0);
42     begin
43         -- Extend A and B to N+1 bits with a leading '0'
44         -- Extend Cin to N+1 bits with N zeros in the upper bits
45
46         temp <= unsigned('0' & A) + unsigned('0' & B) + unsigned(to_unsigned(0,N) &
47             Cin);
48
49         S <= std_logic_vector(temp(N-1 downto 0));
50         Cout <= temp(N);
51         Ovfl <= (temp(N) xor temp(N-1));
52     end FastRipple;
53
54     architecture CSA of EN_Adder is
55         constant N_half : integer := N / 2;
56         signal Cout0, Cout1, Chalf : std_logic := '0';
57         signal sum0, sum1 : std_logic_vector ((N_half-1) downto 0) := (others => '0');
58
59     begin
60         recur : if N > 2 generate
61             begin
62                 CSAlow : entity work.EN_Adder(CSA)
63                     generic map (N => N_half)
64                     port map (
65                         A => A(N_half-1 downto 0),
66                         B => B(N_half-1 downto 0),
67                         S => S(N_half-1 downto 0),
68                         Cin => Cin,
69                         Cout => Chalf,
70                         Ovfl => open
71                     );
72                 CSAzero : entity work.EN_Adder(CSA)

```

```

73     generic map (N => N_half)
74     port map (
75         A    => A(N-1 downto N_half),
76         B    => B(N-1 downto N_half),
77         S    => sum0,
78         Cin  => '0',
79         Cout => Cout0,
80         Ovfl => open
81     );
82 CSAone : entity work.EN_Adder(CSA)
83     generic map (N => N_half)
84     port map (
85         A    => A(N-1 downto N_half),
86         B    => B(N-1 downto N_half),
87         S    => sum1,
88         Cin  => '1',
89         Cout => Cout1,
90         Ovfl => open
91     );
92     end generate recur;
93
94     leaf: if N = 2 generate
95         signal g, p : std_logic;
96         begin
97             g <= A(0) and B(0);
98             p <= A(0) xor B(0);
99             S(0) <= p xor Cin;
100            Chalf <= g or (Cin and p);
101
102            sum0(0) <= A(1) xor B(1);
103            sum1(0) <= not (A(1) xor B(1));
104            Cout0 <= A(1) and B(1);
105            Cout1 <= A(1) or B(1);
106        end generate leaf;
107
108
109        S((N-1)downto N_half) <= sum1 when Chalf = '1' else sum0;
110        Cout <= Cout1 when Chalf = '1' else Cout0;
111
112        Ovfl <= (not (A(N-1) xor B(N-1))) and (A(N-1) xor S(N-1));
113
114
115
116 end CSA;

```