

Project Submitted in Partial Fulfillment of the Requirements for Ensc 350
Towards a Bachelor Degree in Engineering Science.



## 1- Table of Contents

1- Table of Contents	1
2 - Introduction	2
3 - Experimental Procedures	2
4 - Design Candidates	3
Baseline Device: Ripple Adder On a Cyclone IV FPGA	3
Design Candidate 1: Ripple Adder On an ARRIA II	4
Design Candidate 2: Carry-Select Adder On a Cyclone IV FPGA	5
Design Candidate 3: Carry-Select Adder On an ARRIA II	6
5 - Testbenches	7
Baseline Device: Ripple Adder On a Cyclone IV FPGA	7
Testbench 1:	7
Testbench 2:	7
Design Candidate 1: Ripple Adder On an ARRIA II	8
Testbench 1:	8
Testbench 2:	8
Design Candidate 2: Carry-Select Adder On a Cyclone IV FPGA	8
Testbench 1:	8
Testbench 2:	9
Design Candidate 3: Carry-Select Adder On an ARRIA II	9
Testbench 1:	9
Testbench 2:	9
6 - Cost Analysis	10
7 - Results Analysis and Conclusion	11

#### 2 - Introduction

Outline the purpose of the project and introduce topics used

A listing of the adder entity in vhdl

### 3 - Experimental Procedures

Explain the flow of the procedure and procedure steps

Flowchart for the flow of the procedure

## 4 - Design Candidates

### Baseline Device: Ripple Adder On a Cyclone IV FPGA

RTL netlist or circuit diagram	
Explain how the architecture works	
ture and how they	

### Design Candidate 1: Ripple Adder On an ARRIA II

Architecture of the device in vhdl	RTL netlist or circuit diagram
Explain how the architecture works	
Explain the specific theories for the architecture affect it	re and how they

### Design Candidate 2: Carry-Select Adder On a Cyclone IV FPGA

Architecture of the device in vhdl	RTL netlist or circuit diagram
Explain how the architecture w	orks
Explain the specific theories for the architect affect it	ture and how they

### Design Candidate 3: Carry-Select Adder On an ARRIA II

Architecture of the device in vhdl	RTL netlist or circuit diagram
Explain how the architecture works	
Explain the specific theories for the architect affect it	ture and how they

#### 5 - Testbenches

General description of testbenches	General procedure flow chart	
Baseline Device: Ripple Adder On a Cyclone IV FPGA		
Testbench 1:		
Description of test vector		
Short Discussion of results and output - Point out any important results		
Testbench 2:		
Description of test vector		
Short Discussion of results ar - Point out any importan	-	

#### Design Candidate 1: Ripple Adder On an ARRIA II

# Testbench 1: Description of test vector Short Discussion of results and output Point out any important results Testbench 2: Description of test vector Short Discussion of results and output Point out any important results Design Candidate 2: Carry-Select Adder On a Cyclone IV FPGA Testbench 1: Description of test vector Short Discussion of results and output Point out any important results

# Testbench 2: Description of test vector Short Discussion of results and output Point out any important results Design Candidate 3: Carry-Select Adder On an ARRIA II Testbench 1: Description of test vector Short Discussion of results and output Point out any important results Testbench 2: Description of test vector Short Discussion of results and output Point out any important results

### 6 - Cost Analysis

Description of equations used for calculation
+ Calculations for all cost predictions

Table of costs

Comparison of predictions and experimental costs + Discuss differences and sources of discrepancy
Discussion of efficiency and cost of each device compared to the other candidates
candidates

### 7 - Results Analysis and Conclusion

Compare results, cost, and efficiency of each candidate and discuss when/ where they would be helpful