### Do Not Copy or Distribute this document.



## Project Documentation

Ensc 350-1257 **Jall 2025** 

**TOC** 

### **Table of Contents:**

Filing Structure	(1)
Directory Contents & Hierarchy.	(1)
Creating a Build Archive.	(2)
Activity Logs	(3)
Instructions for Activity Logs	(3)
Instructions for Engineering Notebooks	(3)
Reports: Written documents submitted for assessment.	(4)
Report Outlines	(4)
A Summary Report	(5)
A Design Project Report	(6)
Philosophy	(6)
Design Project Report Guidelines	(7)
Documenting VHDL Sourcecode.	(8)
Documenting Quartus Output Reports.	(9)
Documenting Netlist Views.	(10)
Example – figure 1	(10)
Example – figure 2	(12)
Example – figure 3	(13)
Documenting Simulation Waveforms.	(14)
Example – Functional Simulation	(15)
Example – Timing Simulation	(15)

blank

Intentionally left blank



Ensc 350-1257 **Jall 2025** 

Filing

#### **Filing Structure:**

A single project will contain many files and folders, some of which will be created by Quartus & ModelSim/Questa. For all projects use the filing hierarchy described below.

Create a tree of folders as shown.

Scripts that you create or that I create on your behalf will assume that files may be located accordingly.

- Use the convention that files associated with a specific design entity are named with a prefix, using the entity name "EntityName" or
  - a suitable abbreviation using capital letters ie. "EN".
- Testbenches have the same name as the entity being tested, with the prefix "TB".
- The root of the ModelSim/Questa project folder should contain
  - ✓ VHDL-Testbenches & Test Vectors, VHDL-Configurations,
  - ✓ ModelSim/Questa Scripts, and output Transcripts.
- The folders Simulation/ModelSim & Simulation/Questa is used by Quartus.
- The folder TestVectors is to be used as workspace for programs that generate test vector files.

Avoid directory names in the path that contain "spaces", use underscores instead.

ProjectName: The top-level folder to be used as Quartus' project folder.

Documentation: Used to collect files needed for creating project documentation.


SourceCode: Used to store the synthesisable VHDL design files.

Simulation: Used as the ModelSim project folder. (contains testbenches, test vectors, scripts)

ModelSim: Used by Quartus to store post-fit netlists and timing files, for ModelSim.

Questa: Used by Quartus to store post-fit netlists and timing files, for Questa.

TestVectors: Used by you to create Test Vectors using a programming language of your choice.



Build

**Creating a Build Archive**: (to Build the Project from Source Files)

The documentation contains many human readable files, such as; project reports, .pdf sourcecode listings, summary reports, simulation transcripts, etc. In addition to these files there are the actual sources that are needed to reconstruct the final results.

Reconstructing the results requires

- Quartus project information ( .qpf, .qsf )
- ModelSim project information ( .mpf )
- All VHDL sourcecode. (.vhd)
- All Testbench Sourcecode ( .vhd )
- All TestVector Files ( .tvs )
- All scripts (.tcl, .do)
- Pre-complied Netlists ( .vho, .sdo )

Theses sources and their respective filing hierarchy should be preserved.

Create a bare filing structure containing only the relevant sources needed to reconstruct all result.

• Save this structure into a single archive as specified in the specific project requirements document.

To create the bare structure after a successful build.

• Do not copy the root folder as sometimes the files that control the toolchain contain absolute file references.

Remove all files created by ModelSim/Questa and Quartus, except for

- the project files (.qpf, .qsf & .mpf)
- the pre-compiled netlists.
- any output files that have been required as deliverable for the specific project.

In general output files such as summary reports and transcripts should be renamed and copied to the subdirectory "Documentation/OutputFiles" as you conduct project tasks.

Often a project requirement will be to condense and merge the information in these files to produce a single concise file. Perform this task if required as deliverable for a specific project.

Rename or merge all output files that are required as deliverable for the specific project. Delete all other output files.

Output files that were manually renamed and moved it to a specific location, must be preserved in the build hierarchy.

Ensc 350-1257 Fall 2025

LOGS

#### **Activity Logs:**

### **Instructions for Activity Logs**

Record your project activities in the log file. "ProjectLog-Gxx-xxxx-350-xxxx.xlsx". The excel workbook contains many worksheets. Type your log entries in the correct worksheet.

- Each group member must maintain their own activity log file.
  - Gxx-xxxx = (two-digit-Group number)-(Last 4-digits of StudentID)
  - 350-xxxx = Course Number-SFU semester code.
- Include all micro-activities of duration half-an-hour to (at most) two hours.
- ✓ Include time stamps for all micro-activities: the Start date/time, End date/time.
  - Ensure that **excel** recognises the cell data as valid date or time entries;
    - date format = dd-mmm-yy, time format = h:mm AM/PM
  - Do not modify the provided **excel** spreadsheet.
- Add a complete description of all micro-activities, including all relevant details.
  - <u>Do Not use meaningless verbs</u> such as "worked on", <u>describe the actual tasks</u>.
  - Avoid general statements; be specific in describing the actual activity.
- Include time spent researching/studying related topics as separate activity items.

#### **Instructions for Engineering Notebooks**

It is important that <u>each group member</u> maintain an engineering notebook. The notebook may be physical or you could maintain a soft notebook on a computer or tablet

• If you use a computer you should ensure that it is always conveniently accessible while you are conducting your work or even simply thinking about the project.

The notebook should contain all of your thoughts related to the project.

- You should scribble down casual observations.
- You should record all casual calculations, no matter how obvious.
- ✓ You should make notes about your activities.

While in the middle of a project you will consider many facts as obvious, however one or two years in the future, these facts will be forgotten.

- Your notes in the notebook should be chosen as though you were talking to yourself in the future.
- Additionally, your notes will be useful when it is time to write a report.



### Do Not Copy or Distribute this document.

Project Documentation

Reports

**Reports:** Written Documents submitted for Assessment

### **Report Outlines:**

When creating written documents you should begin by organizing the document structure.

- Define the reader, and identify and consider the reader's concerns.
- Define the purpose of the document and list the most important information to be contained.

A outline will contain "content rectangles" which mark the position of objects that you are to place in the document. Examples;

- Written text,
- Images such as circuit diagrams, flowcharts,
- Tables of data,
- Short segments of sourcecode, etc.

Within each content rectangle insert

- 1) Identify the type of objects and write an appropriate title.
- 2) a brief statement of purpose identifying why this object is present.
- 3) a brief statement describing how this object logically links to the preceding objects.
- 4) a short bullet list of the important information to be highlighted in the object.



### Do Not Copy or Distribute this document.

Ensc 350-1257

#all 2025

Reports

### Project Documentation

### A Summary Report:

### Philosophy:

Imagine that your boss is the Engineering Manager who is in charge of many projects. The manager needs a summary report that concisely provides information to oversee your project.

✓ A summary report should not be too long, at most two pages.

Think carefully about what role the manager plays in guiding a project. Once you have determined the role of the manager,

- ✓ consider the actions and decisions that a manager makes.
- ✓ create a list the information that the manager would need and
- ✓ consider how you would write a summary report that is easy for the manager to quickly acquire the relevant information.

Structure this summary report to document your R&D activities. As you are training to become a professional engineer it is important to write this part highlighting your "professionalism" .

You should decide how best to structure sections in this part.



Ensc 350-1257 **Jall 2025** 

Reports

### A Design Project Report:

### **Philosophy**:

A typical project will be extensive and may span many months (or even years). When a new engineer joins the project they must quickly and efficiently become familiar with the project.

Project documentation should be organized and contain complete technical information about all aspects of the project. Should an engineer working on one part of a large project need specific technical information about another part of the project; the information should be available in the project documents.

The structure and content of documentation varies considerably from one project to another. A software development project, an electronic system design, a building design are vastly different.

Think carefully about the scope of a particular Ensc 350 project.

- ✓ How would you sub-divide the project documents into top-level categories?
- ✓ How would you logically further sub-divide these categories?
- ✓ In what form is it best to document specific information?

We will define an Ensc 350 Design Project Report as a written document that contains all the information for a future Ensc 350 student to immediately continue research and development without having to repeat the work that you have done. Additionally, the future student should be able to use your document as a starting point for various technical activities such as debugging.

The purpose of an Ensc 350 Design Project Report IS NOT to provide evidence that you conducted the work. DO NOT simply create a document containing a catalog of images.

Your report should be well organised. You choose how to divide the report into sensible sections. All **recommendations or guidelines that follow are NOT a RECIPE** for writing the report.

It is obvious to the reader when a report has been constructed with minimal thought and effort. A report that fills space with source code listings, screen captures produced from various tools, accompanied by a few redundant sentences is **not** considered acceptable for upper division university students.



Ensc 350-1257 **Jall 2025** 

Reports

### **Design Project Report Guidelines**:

#### **Documenting Design Entities in the report:**

Describe the hierarchical structure of the design showing the relationship between the Design Entities. The use of configurations and components in the hierarchy should be carefully described.

For each Design Entity, you should provide comprehensive information describing:

- A reference to the name of the attached VHDL source file.
- A paragraph describing the functional behaviour of the entity.
- A discussion of predicted size and timing where applicable.
- The VHDL interface descriptions of the purpose of all port signals.
- A sensibly drawn circuit diagram for the entity. (RTL Views may not be sufficient) (all labels must identically match your VHDL sourcecode.)

#### **Documenting Testbenches and Test Vectors in the report:**

The discussion describing the design of the testbench should include;

- ✓ a diagram of the processes and signals within the architecture,
- ✓ a description of the flow for the procedure STIM: (maybe including a flowchart) and
- ✓ a description of the choice of any test vectors that you created and how they were created.

#### **Documenting Experimental Procedures:**

The task of acquiring observable results should be precisely described in the document. Typically, multiple scripts will be written to facilitate the experimental process. Ensure that the document contains sufficient information for the reader to be able to use the existing scripts and also to use the existing scripts to quicky create newer scripts. Once again, flowcharts are very useful for summarizing such information.

### **Documenting Results and Analysis:**

Throughout the iterative design process, predictions and made, results are observed and useful metrics are derived from results. All quantities should be concisely defined and sample calculations on any derived metric should be provided. Additionally, the plethora of information should be concisely summarized in small tables, graphs or other diagrams.



Sourcecode

#### **Documenting VHDL Sourcecode**:

A .PDF document rendered to contain all VHDL sourcecode, with coloured syntax highlighting and line numbers is called a Listing. The listing is a document for humans and as such the comments within the listing are very important.

If the complete listing of all sourcecode produces more than 3 pages as a PDF file,

> then it should be provided as a separate PDF file, but listed in the table of contents of the project report as an appendix. (provide the filename)

Else if three or less pages,

> the listing can be included within the project report, as an appendix.

Your VHDL sourcecode listing must

- contain coloured syntax highlighting, and
- omit the LIBRARY/USE clauses because they are obvious and unnecessarily waste space, except for the case of entities that use special libraries.
- contain useful comments.


When commenting your code, imagine that you were reading the text in the distant future. Consider the comments as notes to yourself so that you could efficiently continue working on the project.

Small segments of VHDL code may occur in the body of a project report. In this case the code would be included because the author has decided that showing a small segment of VHDL would be useful in highlighting some specific topic. A small circuit diagram is usually more useful and the VHDL segment would accompany this circuit diagram.

If you use notepad++, you can copy the selected text to the clipboard with syntax highlighting. Use the menu, Plugins->NppExport->Copy all formats to clipboard. You can also change the colours of the syntax highlighting using the menu, settings->style configurator. Then select the language VHDL (on the left) and choose your colours. I chose mine to best match the default colour of the ModelSim Editor.

In addition to the .pdf listing, the actual .vhd files must also be include as part of the documentation. The sourcecode files should be bundled together other files into a separate build archive.

• Refer to the section describing the build archive for further details.





Ensc 350-1257

#all 2025

**Synthesis** 

### **<u>Documenting Quartus Output Reports</u>**: (Synthesis, Mapping and Fitting)

Using Quartus, you will synthesise and fit your design entities. Quartus will produce summary reports located in a folder called "output\_files". You will need to compile the summary information as part of <u>formal project documentation</u>. Review these text files.

projectname.flow.rpt – description of the sequence of tools used to process the project.
 projectname.map.rpt – describes actions of the synthesis and technology mapping.
 projectname.fit.rpt – describes actions of the fitter performing place & route.
 projectname.asm.rpt – describes actions of the assembler to create the sof.
 projectname.sta.rpt – describes actions of the static timing analyser.
 projectname.eda.rpt – describes actions of the EDA netlist writer.

For formal Ensc 350 project documentation, we usually include the .map.rpt and .fit.rpt files If a report file is rendered as a pdf, your should ensure that

- a non-proportional font is used and a font size is chosen to preserve the tables. (courier)
- Do not allow the table rows to wrap around.
- There is absolutely no value in rendering the file when it cannot be read.

I found that using courier new font, size 5, to a landscape letter size page reproduces the wide table in the mapper report.

- Even though the text in the pdf file is tiny, it becomes quite legible when the page is zoomed.
- Using a larger font would not be acceptable because the line wrap-around would misalign the table make a very confusing document.

The end of this document contains a sample page of a report rendered to a pdf as an example.

Quartus also generates a short form of these reports, with the file suffix .summary.

For formal Ensc 350 project documentation the .map, .summary and .fit.summary documents from individual synthesis runs should be merged into a single text file.

- ✓ Place the Deliverable merged Quartus Reports in the folder Documentation/OutputFiles.
- Distinctive section boundaries should be inserted to separate the individual files using the original filename in a descriptive title.

for example,
/*************************************
/* MyEntity.map.summary
/********************************



Synthesis

#### **Documenting Netlist Views:**

The RTL netlist viewer and the Post-fitting netlist viewer generate useful diagrams for debugging but these images are not generally useful for project documentation. You should manually create diagrams by yourself that are specific to the needs of your project report.

The circuit images generated by software are not the same as those created by rational human. You must be very careful if you decide to use software generated images instead of drawing them yourself. It is absolutely necessary to compensate for the unnecessary absurdity arising from software generated images.

Use the following guidelines when inserting images produced by netlist viewers into a formal project report.

• For larger circuits these images can become confusing and thus you will need to pay careful attention when constructing your documents.

When capturing an image, you may either convert immediately to a bit-mapped format or you can export the image to a pdf. Bit-mapped images have issues with resolution and file size.

• Whenever possible you should try to capture images in a vector-graphic format. For now capture a bit-mapped image but make sure that the final image is readable.

Factors to consider when documenting images.

- Choose the zoom-level of the original image so that the important aspects of the image are clear and captured with the best resolution.
- Choose a size and position on the page that makes sense without excessively disturbing the original aspect ratio.
- If necessary, include a birds-eye view. See the following examples.
- Include annotations to efficiently direct the reader's attention to the important aspects of the image. *See the following examples*.
- Label the image with a figure number.
- Add a line of summary text to explain & identify to the reader the content of the image.
- If the viewer chooses an absurd order for the elements of the diagram, insert numbers onto the elements to compensate for the foolish ordering.
- If the viewer draws an important signal path using a convoluted path, try to annotate the diagram to compensate for the unnecessary obsurity.

A project report will be judged on your ability to sensibly choose these images.

You will score zero if it is clear that you are not making sufficient effort to graphically convey useful information about the underlying circuit.

Refer to the examples on the next few pages.



Example

### Project Documentation


Ensc 350-1257 **Jall 2025** 


Example

Each screen clipping from a netlist viewer should occupy either a full page or half a page so that details are not lost. (Here is an example)


Choose the page to be either landscape or portrait, whichever best matches the aspect ratio of your image.

Each image should have a brief description. When appropriate, the image should contain both the zoomed view and the window for the bird's eye view. Position and size the bird's eye window so that it doesn't obscure too much of the zoomed circuit. Choose the zoomed region wisely.





© Lakshman One, 2025



SFU

Example

### Project Documentation

Example




Figure 3: Post-Synthesis RTL View – Execution Unit:

The internal view of the Arithmetic Circuit showing

- the formation of comparison signals (A<B) from output Carry and Overflow, the formation of the Zero flag and also the two input stage MUXes for selectively inverting the operands.
- The outputs Cout, Ovfl and Y[63..0] are left unconnected.



Simulation

### **Documenting Simulation Waveforms:**

You should also make screen clippings of the waveforms produced by ModelSim.

You should capture a set of waveforms from each individual simulation run.

You should use a script to easily reproduce the waveforms.

If you need to make your own script, (or wish to modify a provided script)

- If script for displaying waveforms is provided, run the script.
- Manually include additional signals.
- Arrange the order of signals in the wave window.
- Add dividers to group related signals and name the dividers sensibly.
- Adjust the colours, row height and display format.

You should decide by yourself how best to effectively convey useful information.

#### To create a script that generates the wave window:

- When the wave window is active, type <ctrl-s> and save the changes.
- You may wish to over-write a provided script.

  If you create/modify a provided script, your version must be included in the build archive.

The simulation waveforms should be sensibly included in your project report, with titles and annotations. Use two images per landscape page as shown in the example on the next page.


Each set should be accompanied with a discussion that explains why this simulation run verifies the functional behaviour and timing of the tested entity. The highlights on the images should be chosen to enhance specific statements within the discussion.

To make the acceptable images for a project report,


- Undock the wave window so that is occupies a large amount of the screen.
- Resize the window. Adjust the bottom so that the time-axis is close to the bottommost waveform.
- Type "r" to select a zoom range for specific measurements.
- Add measurement cursors to mark significant instances of a measurement.
- Clip the image <window+shift+S>, then
- Paste the image to a file in the Documentation folder. <ctrl+shift+alt+V>

Always check that the text for the signal groups is readable.

The following page shows examples of some captures.



add some description of which measurements are being observed. Also the placement of the cursors. Add annotations to the wave.



### <u>Timing Simulation - ArithUnit:</u>

Add a brief description. Measurement 53,  $t_{pd} = 22.9$  ns, Measurement 54,  $t_{pd} = 89.2$  ns