

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4  use std.textio.all;
5
6
7  entity TB_Adder_CSA is
8  end TB_Adder_CSA;
9
10 architecture behavior of TB_Adder_CSA is
11     constant N : integer := 64;
12
13     -- DUT ports
14     signal TBA, TBB : std_logic_vector(N-1 downto 0) := (others => '0');
15     signal TBCin    : std_logic := '0';
16     signal TBS      : std_logic_vector(N-1 downto 0);
17     signal TBCout   : std_logic;
18     signal TBOvfl   : std_logic;
19
20     -- Test-vector file
21     constant TestVectorFile : string := "TestVectors/Adder00.tvs";
22     constant PreStimTime    : time   := 1 ns;
23     constant PostStimTime   : time   := 100 ns; -- adjust after experimenting
24
25 begin
26     -----
27     -- Device Under Test
28     -----
29     dut: entity work.EN_Adder(CSA)
30         generic map (N => N)
31         port map (
32             A => TBA,
33             B => TBB,
34             Cin => TBCin,
35             S => TBS,
36             Cout => TBCout,
37             Ovfl => TBOvfl
38         );
39
40     -----
41     -- Stimulus Process with per-vector line printing
42     -----
43     stimulus : process
44         file      tvf : text;
45         variable  L, L2 : line;
46         constant  MAXLEN : natural := 2048;
47         variable  s : string(1 to MAXLEN);
48         variable  vA, vB, vS : std_logic_vector(N-1 downto 0);
49         variable  vCin, vCout, vOvfl : std_logic;
50         variable  skip_line : boolean;
51         variable  idx       : natural := 0; -- measurement index
52         variable  pass      : boolean;
53         variable  OUTL      : line;        -- for printing one summary line
54     begin
55         file_open(tvf, TestVectorFile, read_mode);
56         report "Using test vectors from file: " & TestVectorFile;
57
58         while not endfile(tvf) loop
59             readline(tvf, L);
60
61             -- Skip blank or comment lines (comments start with "--")
62             if L'length = 0 then
63                 next;
64             end if;
65
66             skip_line := false;
67
68             if L'length > MAXLEN then
69                 report "Input line exceeds MAXLEN=" & integer'image(MAXLEN) severity failure;
70             end if;
71
72             s := (others => ' ');
73             s(1 to L'length) := L.all; -- length-safe copy

```

```

74
75 -- Check if the first two non-space characters are "--"
76 for i in s'range loop
77     if s(i) > ' ' then
78         if i < s'high and s(i) = '-' and s(i + 1) = '-' then
79             skip_line := true;
80         end if;
81         exit;
82     end if;
83 end loop;
84 if skip_line then
85     next;
86 end if;
87
88 -- Rebuild the line to parse values
89 L2 := null;
90 write(L2, s(1 to L'length));
91
92 -- Parse: A B Cin S Cout Ovfl
93 HREAD(L2, vA);
94 HREAD(L2, vB);
95 read (L2, vCin);
96 HREAD(L2, vS);
97 read (L2, vCout);
98 read (L2, vOvfl);
99
100 -- 1) Drive 'X' for PreStimTime (per spec)
101 TBA  <= (others => 'X');
102 TBB  <= (others => 'X');
103 TBCin <= 'X';
104 wait for PreStimTime;
105
106 -- 2) Apply inputs
107 TBA  <= vA;
108 TBB  <= vB;
109 TBCin <= vCin;
110
111 -- 3) Wait for outputs to settle (experiment to choose PostStimTime)
112 wait for PostStimTime;
113
114 -- 4) Compute pass/fail and (optionally) assert
115 pass := (TBS = vS) and (TBCout = vCout) and (TBOvfl = vOvfl);
116
117 assert pass
118     report "Mismatch: i=" & integer'image(idx) &
119         " A=" & to_hstring(TBA) &
120         " B=" & to_hstring(TBB) &
121         " Cin=" & std_logic'image(TBCin) &
122         " got S=" & to_hstring(TBS) & " Cout=" & std_logic'image(TBCout) & "
123         " Ovfl=" & std_logic'image(TBOvfl) &
124         " exp S=" & to_hstring(vS) & " Cout=" & std_logic'image(vCout) & "
125         " Ovfl=" & std_logic'image(vOvfl)
126     severity error;
127
128 -- 5) Print one concise summary line (goes to ModelSim transcript)
129 OUTL := null;
130 write(OUTL, idx);
131 write(OUTL, string(" A="));
132 write(OUTL, string(" B="));
133 write(OUTL, string(" Cin="));
134 write(OUTL, string(" | S="));
135 write(OUTL, string(" Cout="));
136 write(OUTL, string(" Ovfl="));
137 write(OUTL, string(" status="));
138 if pass then write(OUTL, string("PASS"));
139 else write(OUTL, string("FAIL"));
140 end if;
141 writeline(output, OUTL);
142
143 idx := idx + 1;
144 end loop;
145
146 report "Simulation completed: reached end of " & TestVectorFile;

```

```
145         file_close(tvf);
146         wait;
147     end process;
148 end architecture;
149
150
```