

### **Digilent Intellectual Property Specification**

Revision 1.00a

#### DIPS-02: DIGILENT VMODCAM CONTROLLER SPECIFICATION

This specification defines the specifications for Digilent VmodCAM Controller IP Core.

## **Revision Log**

Revision #	ROIN	Change	Author	Date
1.00a	All	Initial Release	WANG, Tinghui	01APR2011

#### **DIPS-02-001 Module Overview**

- VmodCAM Controller IP Core, as shown in Fig. 2. The controller takes in all the video signals that camera sensor sends, writes all the data to external memory via VFBC (Video Frame Buffer Controller) interface through MPMC (Multi-Port Memory Controller).
- Features:
  - 32-bit PLB slave interface
  - 8-bit VFBC Interface
  - Support video format whose horizontal synchronization not aligned to burst boundary.
  - Camera frame format auto detect
  - DFL (Digilent Frame Lock) Supported.




Fig. 1 Block Diagram of VmodCAM Controller v1.0

## DIPS-02-002 I/O Signals

VmodCAM Controller I/O Signals are shown in Table 1.

Table 1 VmodCAM Ctrl IP Core I/O Signals Description

P3 P4 P5 P6 P7 P7 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P19 P21 P22 P23 P24 P25 P26 P28 S	SPLB_Clk SPLB_Rst  PLE PLB_ABus[0:31] PLB_PAValid PLB_masterID[0: C_SPLB_MID_WIDTH - 1] PLB_RNW PLB_BE[0: (C_SPLB_DWIDTH/8) - 1] PLB_size[0:3] PLB_type[0:2] PLB_wrDBus[0: C_SPLB_DWIDTH - 1]	INTERFACE System Signals System System System B Interface Signals PLB	I I I I I I I I I I I I I I I I I I I		PLB clock PLB reset, active high  PLB address bus PLB primary address valid PLB current master identifier PLB read not write PLB byte enables PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB abort bus request PLB abort bus request PLB bus lock
P3 P4 P5 P6 P7 P7 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P19 P21 P22 P23 P24 P25 P26 P28 S	SPLB_CIk SPLB_Rst  PLB_ABus[0:31] PLB_PAValid PLB_masterID[0: C_SPLB_MID_WIDTH - 1] PLB_RNW PLB_BE[0:(C_SPLB_DWIDTH/8) - 1] PLB_size[0:3] PLB_type[0:2] PLB_wrDBus[0:C_SPLB_DWIDTH - 1]  Unused PLB_UABus[0:31] PLB_SAValid PLB_BFdPrim PLB_abort PLB_abort PLB_busLock PLB_MSize[0:1] PLB_wrBurst PLB_wrBurst PLB_drdBurst	System System System System Sinterface Signals PLB	I I I I I I I I I I I I I I I I I I I	- - - - - - - - - -	PLB address bus PLB primary address valid PLB current master identifier PLB read not write PLB byte enables PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P3 P4 P5 P6 P7 P7 P11 P12 P13 P14 P15 P16 P17 P18 P19 P20 P19 P21 P22 P23 P24 P25 P26 P28 S	SPLB_Rst  PLE PLB_ABus[0:31] PLB_PAValid PLB_masterID[0: C_SPLB_MID_WIDTH - 1] PLB_RNW PLB_BE[0: (C_SPLB_DWIDTH/8) - 1] PLB_size[0:3] PLB_type[0:2] PLB_wrDBus[0:C_SPLB_DWIDTH - 1]  Unused PLB_UABus[0:31] PLB_SAValid PLB_SAValid PLB_rdPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	System  B Interface Signals  PLB  PLB  PLB  PLB  PLB  PLB  PLB  PL	I I I I I I I I I I I I I I I I I I I	- - - - - - - - - -	PLB address bus PLB primary address valid PLB current master identifier PLB read not write PLB byte enables PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P3 P4 P5 P6 P7	PLE PLB_ABus[0:31] PLB_PAValid PLB_masterID[0: C_SPLB_MID_WIDTH - 1] PLB_RNW PLB_BE[0: (C_SPLB_DWIDTH/8) - 1] PLB_size[0:3] PLB_type[0:2] PLB_wrDBus[0: C_SPLB_DWIDTH - 1]  Unused PLB_UABus[0:31] PLB_SAValid PLB_rdPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	B Interface Signals PLB	I I I I I I I I I I I I I I I I I I I	- - - - - - - -	PLB address bus PLB primary address valid PLB current master identifier PLB read not write PLB byte enables PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P4 P P5 P P6 P P6 P P7 P P8 P P9 P P10 P P11 P P12 P P13 P P14 P P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_ABus[0:31] PLB_PAValid PLB_masterID[0: C_SPLB_MID_WIDTH - 1] PLB_RNW PLB_BE[0: (C_SPLB_DWIDTH/8) - 1] PLB_size[0:3] PLB_type[0:2] PLB_wrDBus[0: C_SPLB_DWIDTH - 1]  Unused PLB_UABus[0:31] PLB_SAValid PLB_rdPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB	I I I I I I I I I I I I I I I I I I I	- - - - - - - -	PLB primary address valid PLB current master identifier PLB read not write PLB byte enables PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P4 P P5 P P6 P P6 P P7 P P8 P P9 P P10 P P11 P P12 P P13 P P14 P P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_PAValid PLB_masterID[0 : C_SPLB_MID_WIDTH - 1] PLB_RNW PLB_BE[0 : (C_SPLB_DWIDTH/8) - 1] PLB_size[0 : 3] PLB_type[0 : 2] PLB_wrDBus[0 : C_SPLB_DWIDTH - 1]  Unused PLB_UABus[0 : 31] PLB_SAValid PLB_SAValid PLB_rdPrim PLB_abort PLB_busLock PLB_MSize[0 : 1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB	I I I I I I I I I I I I I I I I I I I	- - - - - - - -	PLB primary address valid PLB current master identifier PLB read not write PLB byte enables PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P5 P6 P7 P6 P7 P8 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19	PLB_masterID[0 : C_SPLB_MID_WIDTH - 1] PLB_RNW PLB_BE[0 : (C_SPLB_DWIDTH/8) - 1] PLB_size[0 : 3] PLB_type[0 : 2] PLB_wrDBus[0 : C_SPLB_DWIDTH - 1]  Unused PLB_UABus[0 : 31] PLB_SAValid PLB_rdPrim PLB_mrPrim PLB_abort PLB_busLock PLB_MSize[0 : 1] PLB_lockErr PLB_wrBurst PLB_drdBurst	PLB	I I I I I I I I I I I I I I I I I I I	- - - - - -	PLB current master identifier PLB read not write PLB byte enables PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P6 P P7 P P8 P P9 P P10 P P11 P P12 P P13 P P14 P P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_RNW PLB_BE[0:(C_SPLB_DWIDTH/8)-1] PLB_size[0:3] PLB_type[0:2] PLB_wrDBus[0:C_SPLB_DWIDTH-1] Unused PLB_UABus[0:31] PLB_SAValid PLB_rdPrim PLB_wrPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB	I I I I I I I I I I I I I I I I I I I	- - - - - -	PLB read not write PLB byte enables PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P7 P8 P9 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18 P19 P19 P20 P19 P22 P19 P22 P19 P24 P19 P25 P19 P26 P19 P26 P19 P26 P19 P26 P19 P27 S1 P28 S1 P28 S1 P28 S1 P28 S1 P28 S1 P28 S1 P10 P10 P10 P10 P10 P10 P10 P10 P10 P1	PLB_BE[0 : (C_SPLB_DWIDTH/8) - 1] PLB_size[0 : 3] PLB_type[0 : 2] PLB_wrDBus[0 : C_SPLB_DWIDTH - 1]  Unused PLB_UABus[0 : 31] PLB_SAValid PLB_rdPrim PLB_wrPrim PLB_abort PLB_busLock PLB_MSize[0 : 1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB	I I I I I I I I I I I I I I I I I I I	- - - - - -	PLB byte enables PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P8 P P9 P P10 P P11 P P12 P P13 P P14 P P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_size[0:3] PLB_type[0:2] PLB_wrDBus[0:C_SPLB_DWIDTH-1]  Unused PLB_UABus[0:31] PLB_SAValid PLB_rdPrim PLB_wrPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB PLB Interface Sig PLB	I I I I I I I I I I I I I I I I I I I	- - - - -	PLB size of requested transfer PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P9 P P10 P P10 P P11 P P12 P P13 P P14 P P15 P P16 P P17 P P18 P P20 P P21 P P22 P P22 P P23 P P24 P P25 P P26 P	PLB_type[0:2] PLB_wrDBus[0:C_SPLB_DWIDTH-1]  Unused PLB_UABus[0:31] PLB_SAValid PLB_rdPrim PLB_wrPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB	I I I I I I I I I I I I I I I I I I I		PLB transfer type PLB write data bus  PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P10 P P11 P P12 P P13 P P14 P P15 P P16 P P17 P P18 P P20 P P21 P P22 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_wrDBus[0 : C_SPLB_DWIDTH - 1]  Unused PLB_UABus[0 : 31] PLB_SAValid PLB_rdPrim PLB_wrPrim PLB_abort PLB_busLock PLB_MSize[0 : 1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB Interface Sig PLB	I nals I I I I I I I I I I I I I I I I I I I		PLB write data bus  PLB upper address bits  PLB secondary address valid  PLB secondary to primary read request indicator  PLB secondary to primary write request indicator  PLB abort bus request
P11 P P12 P P13 P P14 P P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	Unused PLB_UABus[0:31] PLB_SAValid PLB_rdPrim PLB_wrPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB Interface Sig PLB	nals I I I I I I I I I I I I I I I I I I I		PLB upper address bits PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P12 P P13 P P14 P P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_UABus[0:31] PLB_SAValid PLB_rdPrim PLB_wrPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB PLB PLB PLB PLB PLB PLB PLB	I I I I I I I I I I I I I I I I I I I		PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P12 P P13 P P14 P P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_SAValid PLB_rdPrim PLB_wrPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB PLB PLB PLB PLB PLB PLB	I I I I I I I I I I I I I I I I I I I		PLB secondary address valid PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P13 P P14 P P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_rdPrim  PLB_wrPrim  PLB_abort  PLB_busLock  PLB_MSize[0:1]  PLB_lockErr  PLB_wrBurst  PLB_rdBurst	PLB PLB PLB PLB PLB PLB PLB	I I I I I		PLB secondary to primary read request indicator PLB secondary to primary write request indicator PLB abort bus request
P14 P P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_wrPrim PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB PLB PLB PLB PLB	I I I I	-	request indicator  PLB secondary to primary write request indicator  PLB abort bus request
P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB PLB PLB PLB	I I I I	-	PLB secondary to primary write request indicator PLB abort bus request
P15 P P16 P P17 P P18 P P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_abort PLB_busLock PLB_MSize[0:1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB PLB PLB PLB	I I I I	-	request indicator PLB abort bus request
P16 P P17 P P18 P P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P	PLB_busLock PLB_MSize[0 : 1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB PLB PLB	I I I		
P16 P P17 P P18 P P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P	PLB_busLock PLB_MSize[0 : 1] PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB PLB	I I	-	
P18 P P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_lockErr PLB_wrBurst PLB_rdBurst	PLB PLB	I	-	
P19 P P20 P P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_wrBurst PLB_rdBurst	PLB			PLB data bus width indicator
P20 P P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_rdBurst	ļ	Ţ	-	PLB lock error
P21 P P22 P P23 P P24 P P25 P P26 P P27 S P28 S		PLB	1	-	PLB burst write transfer
P22 P P23 P P24 P P25 P P26 P P27 S P28 S	PLB_wrPendReq		I	-	PLB burst read transfer
P23 P P24 P P25 P P26 P P27 S P28 S		PLB	I	-	PLB pending bus write request
P24 P P25 P P26 P P27 S P28 S	PLB_rdPendReq	PLB	I	-	PLB pending bus read request
P25 P P26 P P27 S P28 S	PLB_wrPendPri[0 : 1]	PLB	I	-	PLB pending write request priority
P26 P P27 S P28 S	PLB_rdPendPri[0:1]	PLB	I	-	PLB pending read request priority
P26 P P27 S P28 S	PLB_reqPri[0:1]	PLB	I	-	PLB current request priority
P28 S	PLB_TAttribute[0 : 15]	PLB	I	-	PLB transfer attribute
P28 S	PLB SI	ave Interface Sign	als		
	Sl_addrAck	PLB	О	0	Slave address acknowledge
P29 S	Sl_SSize[0 : 1]	PLB	0	0	Slave data bus size
	Sl_wait	PLB	0	0	Slave wait
	Sl_rearbitrate	PLB	O	0	Slave bus rearbitrate
	Sl_wrDAck	PLB	0	0	Slave write data acknowledge
	Sl_wrComp	PLB	0	0	Slave write transfer complete
	Sl_rdDBus[0 : C_SPLB_DWIDTH - 1]	PLB	0	0	Slave read data bus
	Sl_rdDAck	PLB	0	0	Slave read data acknowledge
	Sl_rdComp	PLB	0	0	Slave read transfer complete
	Sl_MBusy[0 : C_SPLB_NUM_MASTERS - 1]	PLB	0	0	Slave busy
	Sl_MWrErr[0 : C_SPLB_NUM_MASTERS - 1]	PLB	0	0	Slave write error
P38 S	Sl_MRdErr[0 : C_SPLB_NUM_MASTERS - 1]	PLB	0	0	Slave read error
1	Unused PL	B Slave Interface	Signals	; 	Lat
	Sl_wrBTerm	PLB	0	0	Slave terminate write burst transfer
P40 S	Sl_rdWdAddr[0 : 3]	PLB	О	0	Slave read word address
		PLB	О	0	Slave terminate read burst transfer
P42 S	Sl_rdBTerm	PLB	0	0	Master interrupt request
P43 C	Sl_MIRQ[0 : C_SPLB_NUM_MASTERS - 1]		,		Bypassed to sensor master clock
	Sl_MIRQ[0 : C_SPLB_NUM_MASTERS - 1] Vmc	dcam_ctrl Signals	T		
	Sl_MIRQ[0 : C_SPLB_NUM_MASTERS - 1] Vmc CLK24M_I	odcam_ctrl Signals Vmodcam_ctrl	I	_	
LTJ L	Sl_MIRQ[0 : C_SPLB_NUM_MASTERS - 1] Vmc	dcam_ctrl Signals	I O	- 0	CLK24M stable flag  Debug Signal Output

NO.	SIGNAL NAME	INTERFACE	I/O	INIT ST.	DESCRIPTION		
P46	VFBC_CMD_CLK	VFBC	0	0	VFBC Command Clock		
P47	VFBC_CMD_RESET	VFBC	О	0	VFBC Command Reset		
P48	VFBC_CMD_DATA[31:0]	VFBC	О	0	VFBC Command Data		
P49	VFBC_CMD_WRITE	VFBC	О	0	VFBC Command Write Enable		
P50	VFBC_CMD_END	VFBC	О	0	VFBC Command End		
P51	VFBC_CMD_FULL	VFBC	I	-	VFBC Command Full		
P52	VFBC_CMD_ALMOST_FULL	VFBC	I	-	VFBC Command Almost Full		
P53	VFBC_CMD_IDLE	VFBC	I	-	VFBC Command Idle		
VFBC Write Interface Signals							
P54	VFBC_WD_CLK	VFBC	О	0	VFBC Write Data Clock		
P55	VFBC_WD_RESET	VFBC	0	0	VFBC Write Data FIFO Reset		
P56	VFBC_WD_FLUSH	VFBC	О	0	VFBC Write Data FIFO Flush		
P57	VFBC_WD_WRITE	VFBC	О	0	VFBC Write Data FIFO Push		
P58	VFBC_WD_DATA [C_VFBC_RDWD_DATA_WIDTH-1:0]	VFBC	О	0	VFBC Write Data FIFO Data		
P59	VFBC_WD_END_BURST	VFBC	О	0	VFBC Write Burst End		
P60	VFBC_WD_FULL	VFBC	I	-	VFBC Write Data FIFO Full		
P61	VFBC_WD_ALMOST_FULL	VFBC	I	-	VFBC Write Data Almost Full		
	VmodCAM Signals						
P62	CAM_MCLK	VmodCAM	О	0	Master Clock for Camera Sensor		
P63	CAM_RST_N	VmodCAM	О	0	Camera Sensor Reset		
P64	CAM_POWERDOWN	VmodCAM	О	0	Camera Power Down		
P65	CAM_PCLK	VmodCAM	I	-	Pixel Clock from camera		
P66	CAM_FV	VmodCAM	I	-	Frame Valid		
P67	CAM_LV	VmodCAM	I	-	Line Valid		
P68	CAM_DATA [7:0]	VmodCAM	I	-	Pixel Data		

# **DIPS-02-003 Software Register Mapping**

DVMA core contains the registers listed in Table 3.

Table 2 Register Name and Descriptions of DVMA

REGISTER NAME	ADDRESS	ACCESS
Control Register (CR)	C_CAMCTRL_BASEADDR + 0x00	Read/Write
Frame Width Register (FWR)	C_CAMCTRL_BASEADDR + 0x04	Read/Write
Frame Height Register (FHR)	C_CAMCTRL_BASEADDR + 0x08	Read/Write
Frame Base Address Register (FBAR)	C_CAMCTRL_BASEADDR + 0x0c	Read/Write
Frame Line Stride Register (FLSR)	C_CAMCTRL_BASEADDR + 0x10	Read/Write
Frame Width Detection Register (FWDR)	C_CAMCTRL_BASEADDR + 0x14	Read Only
Frame Height Detection Register (FHDR)	C_CAMCTRL_BASEADDR + 0x18	Read Only
Frame Rate Detection Register (FRDR)	C_CAMCTRL_BASEADDR + 0x1c	Read Only

#### Control Register (CR)

Bit 31: Camera Controller Enable ("1" – enable; "0" – disable)

Bit 30: DFL Enable ("1" – enable; "0" – disable)

Bit 29: Set to "1" if image data per line is not 32 words aligned.

Bit 28~0: Reserved




Fig. 2 VFBC 2D Transfer Parameters

Frame Width Register (FWR)

Width of output frame, counted in pixels (as shown in Fig 2)

Frame Height Register (FHR)

Height of output frame, counted in lines

Frame Base Address Register (FBAR)

Base address of output frame in physical memory (only last 31 bits are valid) (as shown in Fig 2)

Frame Line Stride Register (FLSR)

Number of pixels between the beginning of two adjacent lines in memory (as shown in Fig 2).

Frame Width Detection Register (FWDR)

Auto-counted width of last transmitted frame

Frame Height Detection Register (FHDR)

Auto-counted lines of last transmitted frame

Frame Rate Detection Register (FRDR)

Number of clock cycles per frame, used to calculate frame rate.

## **DIPS-02-004 Hardware Resource Consumption**

.