

INSTR. TESTATE

0: addi \$t₀, \$0, 4 // \$t₀ = 0 + 4 = 4

OP RS RD INN

8	0	8	4
001000	000000	010000	0000000000000100

2 0 0 8 0 0 0 4

2008 0004
 2009 0002
 0109 5020
 114B0001
 0109 5822
 AC08 0008
 08000008
 014B6022
 8C0D 0008

4: addi \$t₁, \$0, 2 // \$t₁ = 0 + 2 = 2

8	0	9	2
001000	000000	010001	000000000000000010

2 0 0 9 0 0 0 2

8: add \$t₂, \$t₀, \$t₁ // t₂ = 4 + 2 = 6

OP RS RT RD 5h func

0	8	9	10	0	32
000000	010000	010001	010100	000000	100000

0 1 0 9 5 0 2 0

C: xor \$t₃, \$t₀, \$t₁ // t₃ = 4 ^ 2 = 6

0	8	9	11	0	38
000000	010000	010001	011011	000000	100110

10: beg \$t₂, \$t₃, next // t₂ = t₃.

4	10	11	1
000100	010100	011011	0000000000000001

1 1 4 B 0 0 0 1

16: sub \$t₃, \$t₀, \$t₁ // not taken

01095822

18: next: swr \$t₀, 8(\$0) // save sum word \$ val dim t₀=4

op	R5	RT	imm	
43	0	8	8	
101011000000010000000000000000001000	000000000000000000000000000000001000	000000000000000000000000000000001000	000000000000000000000000000000001000	000000000000000000000000000000001000

1c: j target

000010	000000000000000000000000000000001001	000000000000000000000000000000001001	000000000000000000000000000000001001	000000000000000000000000000000001001
0	8	000000	000000	000000

20: sub \$t₄, \$t₂, \$t₃

014B6022

24: target: lw \$t₅, 8(\$0) // stochegō im t₅ rd. dim word \$ (advise 8)

35	0	13	8	
100011000000010100000000000000001000	000000000000000000000000000000001000	000000000000000000000000000000001000	000000000000000000000000000000001000	000000000000000000000000000000001000
8	C	0	D	8


8				W2
4				W1
4	8	8	8	W10
0				

Instructions

R-type:	Add (addition) Sub (subtraction) Mult (multiplication) Div (division) And (AND) Or (OR) Nor (NOR)
---------	---

J-type:	Lw (load word) Sw (store word) Bne (branch not equal) BEq (branch equal) Addi (add immediate) Ori (or immediate)
---------	---

J-type: J (Jump)



- MIPS registers names are preceded by the \$ sign.
- ex: the variables a,b,c are placed in \$s₀, \$s₁, \$s₂.
- a = b + c ; \Leftrightarrow add \$s₀, \$s₁, \$s₂
- SAVED REGISTERS # \$s₀ = a , \$s₁ = b , \$s₂ = c , \$s₃ = d
- ex2: a = b + c - d \Leftrightarrow
TEMPORARY REGISTERS
 \Rightarrow sub \$t₀, \$s₂, \$s₃ # t = c - d
add \$s₀, \$s₁, \$t₀.

Table 6.1: MIPS register set
(p. 294 - cortes) 317 pdf

- the only held commonly used operands \rightarrow faster access. (faster to check in a smaller area)

Memory: data can also be stored in memory.

- memory has many data location, but accessing it takes a longer amount of time.

Word-addressable memory

word address	Data	:
00000003	40 F3 07 88	word 3
00000002	01 E6 28 42	word 2
00000001	F2 F1 AC 07	word 1
00000000	A B C D E F F8	word 0

(1)

- each 32 bit data word has a unique 32 bit address.

Byte-addressable memory

WORD ADDRESS	Data				WORD 3	WORD 2	WORD 1	WORD 0
0000000C	40	F3	07	88				
00000008	01	EE	28	42				
00000004	F2	F1	AC	07				
00000000	AB	CD	EF	F8				

← 4 bytes →

The word address is 4 times the word number.

- the MIPS memory model is byte-addressable, NOT word-addr.
- each data byte has a unique address.
- each word address is a multiple of 4.
- 4 memory locations store a single data from a register.

CONSTANTS / IMMEDIATES

↳ bc. their values are immediately available from the instr. and don't require a register or mem. access.

1. R-type (register type) use 3 registers as operands: two as sources, one as destination.

SOURCE REG. DESTINATION SHIFT#.

opcode	rs	rt	rd	shamt	funct
6 bits	5	5	5	5	6

→ det. which processor components will be used while performing the operation

→ which instr. is used.

• all R-type instr. have OPCODE = 000000

pg. 552 core 575
Appendix paf

• all R-type: shamt=0

(ex) 1) add \$S0, \$S1, \$S2

0	17	18	16	0	32
op	rs	rt	rd	shamt	funct
000000	100001	100101	100000	000000	100000

0 X 0 2 3 2 8 0 2 0

(1)

(2)

2. i-type (immediate type)

SOURCE		BOTH	SOURCE OPERANDS	
OP	rs	rt	imm	
6	5	5		16

OPERANDS

opcode: different from de instr

rt: → destination (ex: addi, lw)
source (ex: sw)

(ex) 1) addi \$t0, \$s3, -12.

OP	rs	rt	imm
8	19	8	-12
001000 100111 01000 11111111111111110100	2	2	6 8 F F F 4

OX

3. Y-type

OP	addr
6	26

lui: • load upper immediate instr.

• to assign 32-bit constants.

• loads a 16-bit immediate into the upper half of a register and sets the lower half to 0.

ori: • merges a 16-bit immediate into the lower half.

slt: set less than : $[rs] < [rt] ? [rd] = 1 : [rd] = 0$

beq: branch if equal : if ($[rs] == [rt]$) PC = $\overline{B7A}$

↳ branch target address

sll: shift left logical : $[rd] = [rt] \ll \text{shift}$


moves the bits left.

Ex

Synced w/ LSB

Shift Register (SISO)

Serial In Serial Out
(shift right)





CLK

Initially

CLK	$g[3]$ Q ₃	$g[2]$ Q ₂	$g[1]$ Q ₁	$g[0]$ Q ₀
1 ↓	0	0	0	0
2 ↓	1	0	0	0
3 ↓	1	1	0	0
4 ↓	1	1	1	1

$D_{in} = 1111$





6.41


$$D = 0 \rightarrow Q_{n+1} = 0$$

$$D = 1 \rightarrow Q_{n+1} = 1$$

$$CLK = 0 \rightarrow Q_{n+1} = Q_n$$





$$D = x$$


FIPO-Parallel In Parallel out (Storage register
buffer reg)



CLK

Fig: 1 CLK pulse to store the data.
(faster than SISO)






1st mode: Load Mode : 0

2nd mode: Shift Mode : 1
 $(Q_1$ was the output for D_0
 Now is the input for D_1)

$\begin{matrix} 1 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 \end{matrix}$
 $\xrightarrow{\hspace{1cm}}$
 $101\textcircled{1}$

if mode = 1 parallel load
 mode = 0 serial shift



(Gesetzlich)
 Gesetzlich

Karnaugh Maps

$$\overline{A \oplus B} = (A \cdot B) + (\bar{A} \cdot \bar{B}) = A \approx B$$


$$A \oplus B = \bar{A} \cdot B + A \cdot \bar{B}$$

$$A + \bar{A} = 1; A \cdot \bar{A} = 0; A + A = A; A \cdot A = A$$

$$A + (B \cdot C) = (A + B) \cdot (A + C)$$

$$A \cdot (B + C) = A \cdot B + A \cdot C$$

$$A + 1 = 1;
A \cdot 0 = 0;$$



$$\Rightarrow y = \overline{[(C \cdot D) \oplus (B + C)]} \cdot (A \cdot B) =$$

$$= \overline{(C \cdot D) \oplus (B + C)} + \overline{(A \cdot B)} =$$

$$= [(C \cdot D) \cdot (B + C)] + [\overline{(C \cdot D)} \cdot \overline{(B + C)}] + \bar{A} + \bar{B} =$$

$$= (C \cdot D \cdot B + C \cdot D \cdot C) + (\bar{B} \cdot \bar{C} \cdot \bar{C} + \bar{B} \cdot \bar{C} \cdot \bar{D}) + \bar{A} + \bar{B} =$$

$$= \overset{\circ}{B} \cdot \overset{\circ}{C} \cdot \overset{\circ}{D} + \overset{\circ}{C} \cdot \overset{\circ}{D} + \overset{\circ}{B} \cdot \overset{\circ}{C} + \overset{\circ}{B} \cdot \overset{\circ}{C} \cdot \overset{\circ}{D} + \bar{A} + \bar{B} \Rightarrow \overline{(A \cdot B)}$$

$$= C \cdot D \underbrace{(\overset{\circ}{B} + 1)}_1 + \bar{B} \cdot \bar{C} \underbrace{(\overset{\circ}{1} + \overset{\circ}{D})}_1 + \bar{A} + \bar{B} =$$

$$= C \cdot D + \bar{B} \cdot \bar{C} + \bar{A} + \bar{B} =$$

$$= C \cdot D + \bar{B} (\bar{C} + 1) + \bar{A} =$$

$$= \overset{\circ}{C} \cdot \overset{\circ}{D} + \overset{\circ}{A} + \overset{\circ}{B}.$$

	D	C	
B	1	1	1
A	1	1	1
1	1	1	1
0	0	1	0
1	1	1	1

A	B	C	D		y
0	0	0	0		1
0	0	0	1		1
0	0	1	0		1
0	0	1	1		1
0	1	0	0		1
0	1	0	1		1
0	1	1	0		1
0	1	1	1		1
1	0	0	0		1
1	0	0	1		1
1	0	1	0		1
1	0	1	1		1
1	1	0	0		0
1	1	0	1		0
1	1	1	0		0
1	1	1	1		1

$$y = \bar{A} + \bar{B} + C \cdot D$$

Tema: Adunare a doi vectori

```

int i;
int sum[5], a[5], b[5];
for (i=0; i<5; i++) {
    sum[i] = a[i] + b[i];
}

```

\$S0 = sum base address

\$S1 = a base address

\$S2 = b base address

\$S3 = i

#initialization code

```

lui $S0, 0X1234 #S0=0X12340000      ) adresa lui sum
ori $S0, $S0, 0X5000 #S0=0X12345000
lui $S1, 0X2A01 #S1=0X2A010000      ) adresa lui a
ori $S1, $S1, 0XF000 #S1=0X2A01F000
lui $S2, 0X34C2 #S2=0X34C20000      ) adresa lui b
ori $S2, $S2, 0XF000 #S2=0X34C2F000
addi $S3, $0 #i=0
addi $T0, $0, 5 #$T0=5

```

loop:

```

slt $T1, $S3, $T0 #i<5?
beq $T1, $0, done #if not them done
lw $T1, $S3, 2 # $T1 = $S3 + i * 4 (byte offset)
add $T1, $T1, $S0 #address of sum[i]
lw $T2, 0($T1) # $T2 = sum[i]
add $T1, $T1, $S1 #address of a[i]
lw $T3, 0($T1) # $T3 = a[i]
add $T1, $T1, $S2 #address of b[i]
lw $T4, 0($T1) # $T4 = b[i]

```

add \$T2, \$T3, \$T4 # \$T5 = a[i] + b[i]

sw \$T2, 0(\$S0) #sum[i] = a[i] + b[i]

addi \$S3, \$S3, 1 #i=i+1

j loop #repeat

done: