INSTITUTO SUPERIOR TÉCNICO

DEPARTAMENTO DE ENGENHARIA INFORMÁTICA

ORGANIZAÇÃO DE COMPUTADORES

LEIC

First Lab Assignment: System Modeling and Profiling

Version 1.1.0

2023/2024

1 Introduction

The goal of this assignment is twofold: (i) to determine the characteristics of a computer's caches, and (ii) to leverage the obtained knowledge about the caches in order to optimize the performance of a given program. For this task, the students will make use of a performance analysis tool to have direct access to hardware performance counters available on most modern microprocessors. The tool that will be used is the standard Application Programming Interface (API): PAPI [1].

In the rest of this section, we make a brief introduction to PAPI, and describe the targeted computer platform and the development environment. In Section 3, we describe the procedure for modeling the L1 and L2 caches of the targeted platform (Subsection 3.1), and provide a guide for analyzing the performance of a matrix-multiply code segment and optimizing it based on the characteristics of the L2 cache of the target architecture (Subsection 3.2).

1.1 Targeted Platform and Development Environment

IMPORTANT: This assignment must be performed on the computers of your lab classes room. These computers have similar hardware characteristics, and any of them can be used as a target platform. Note that, since this work is hardware-dependent, conducting it on an computer with different hardware characteristics could produce unexpected results, and hence invalidating your work. This means you should always use the same lab. If you are an Alameda student, you can access the specific lab computer you want (see `https://welcome.rnl.tecnico.ulisboa.pt/#labs-access`).

To properly setup the development environment, it is necessary to obtain the PAPI library and a set of auxiliary program files. This material can be found in the package `lab1_kit.zip`, which can be downloaded from the course website. After downloading and uncompressing this package on any of the lab classes' computers, PAPI must be built. To this end, change directories to the location of the PAPI source code: folder `papi-X.X.X/src`. Compile the code by issuing the commands: `./configure`, and `make`. This operation will produce a set of helper tools located in directory `src/utils/` and create the PAPI library `papilib.a`. The tool `papi_avail`, in particular, is useful to determine the PAPI events supported on the target platform. The library will be linked to the auxiliary programs presented in the following sections.



2 Exercise

To help determining the characteristics of the labs computer's caches, the following exercises will help you estimate cache parameters from small C applications.

The first step to get acquainted with the procedure is to determine only the size of the cache using a small C application on a (known) machine, such as the code you have analyzed on lab exercise VI.3. This C code, is a simplified version of the following programs in this assignment. Basically, it iterates over an array to determine the cache size.

To guarantee that you measure the time accurately, please use the source code available in the lab kit (file spark.c).

In order to perform the evaluation you should go to your lab in order to access the cache size by running the application there. You may want to repeat the evaluation of the elapsed time a few times to achieve statistical significance. You should table the relevant results for different cache sizes on the response sheet and make a conclusion regarding the cache size. You can calculate more measures before the output, examine the final part of the source code file.

1. What is the cache capacity of the computer you tested? Please justify.

To discover the other cache parameters, you're going to modify the C application, so that it generates different data access patterns. Please spend a few minutes analyzing the modifications to the source code.

```
for(size_t cache_size = CACHE_MIN; cache_size < CACHE_MAX; cache_size = 2*cache_size) {
    for(size_t stride = 1; stride <= cache_size/2; stride = 2*stride){
        limit = cache_size - stride + 1;
        for(ssize_t i = 10 * stride; i > 0; i--) {
            for(index = 0; index < limit; index += stride) {
                array[index] = array[index] + 1;
            }
        }
    }
}
```

The meaning of each variable is the following:

`array[]` an arbitrary large array that will be repeatedly accessed to measure the cache miss pattern;

`cache_size` value of the cache size under test; all cache sizes given by integer powers of 2, between `CACHE_MIN` = 8kB and `CACHE_MAX` = 64kB should be considered;

`stride` states how many entries are being skipped at each access; for example, if the stride is 4, entries 0, 4, 8, 12, ... in the array are being accessed, while entries 1, 2, 3, 5, 6, 7, 9, 10, 11, ... are skipped;

`limit` the largest address that will be accessed for the cache size and access pattern under test;

`repeat` denotes the number of times that each access pattern will be repeated in array.

The execution time for this code segment on this machine yield the chart depicted in Figure 1, by varying the adopted value for the *stride* parameter and for different array sizes, defined between `ARRAY_MIN` = 4kB and `ARRAY_MAX` = 4MB.

2. What is the cache capacity of the computer?
3. What is the size of each cache block?
4. What is the L1 cache miss penalty time?



Figure 1: Variation of the cache access time with the adopted *stride* value for different array sizes.

3 Procedure

3.1 Modeling Computer Caches

In the first part of this assignment, the goal is to model the characteristics of the L1 data cache and L2 cache of the targeted computer platform. Next, we provide instructions for performing this analysis.

Use the forms at the end to answer the questions below.

3.1.1 Modeling the L1 Data Cache

The methodology to experimentally model the L1 data cache consists in considering the total amount of data cache misses during the execution of the following code sequence of program `cm1.c`, similar to the program in Section 2. This program can be found in the package `lab1_kit.zip`.

```
for(array_size=ARRAY_MIN; array_size < ARRAY_MAX; array_size=array_size*2)
    for(stride=1; stride <= array_size/2; stride=stride*2){
        limit = array_size - stride + 1;
        for(repeat=0; repeat<=200*stride; repeat++)
            for(index=0; index<limit; index+=stride)
                x[index] = x[index] + 1;
  }
```

a) Change to directory `cm1/`, in the package `lab1_kit.zip`, and analyze de code of the program `cm1.c`. Identify its source code with the program described above.
What are the processor events that will be analyzed during its execution? Explain their meaning.

b) Compile the program `cm1.c` using the provided `Makefile` and execute `cm1`. Plot the variation of the average number of misses (*Avg Misses*) with the `stride` size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB).

NOTE: A fast sketch of these plots can be drawn in your computer by running the following commands:

```
./cm1 > cm1.out
./cm1_proc.sh
```

NOTE 2: You can draw these tables and plots on your computer, print, and attach to the report. You do not have to

fill them by hand on the printed report.

NOTE 3: You may need to mark the script as executable before being able to run it.

c) By analyzing the obtained results:

- Determine the **size** of the L1 data cache. Justify your answer.
- Determine the **block size** adopted in this cache. Justify your answer.
- Characterize the **associativity set size** adopted in this cache. Justify your answer.

3.1.2 Modeling the L2 Cache

In this part of the assignment, the goal is to experimentally model the characteristics of the L2 cache of the targeted computer platform. To analyze the computer's L2 cache, we will use the same methodology that was introduced in the previous section to model the L1 data cache.

a) Modify the program `cm1.c` in order to analyze the characteristics of the L2 cache. (Hint: use the event `PAPI_L2_DCM`.) Describe and justify the changes introduced in this program.

b) Compile the program `cm1.c`, execute `cm1`, and plot the variation of the average number of misses (*Avg Misses*) with the `stride` size, for each considered dimension of the L2 cache.

c) By analyzing the obtained results:

- Determine the **size** of the L2 cache. Justify your answer.
- Determine the **block size** adopted in this cache. Justify your answer.
- Characterize the **associativity set size** adopted in this cache. Justify your answer.

3.2 Profiling and Optimizing Data Cache Accesses

Often, programmers wishing to improve their programs' performance focus their attention on how the programs affect the computer's caches. In the following, it will be analyzed how simple code changes can help to improve that performance for a matrix multiplication application.

Consider a simple matrix multiplication application, operating on two square matrices of $N \times N$ 16-bit integer elements, with $N = 1024$. From a mathematical point of view, given two matrices $\mathbf{A}$ and $\mathbf{B}$, with elements a_{ij} and b_{ij} such that $0 \leq i, j < N$, the product matrix $\mathbf{C}$ is defined as:

$$c_{ij} = \sum_{k=0}^{N-1} a_{ik} b_{kj} = a_{i1} b_{1j} + a_{i2} b_{2j} + \ldots + a_{i(N-1)} b_{(N-1)j} \quad (1)$$



Figure 2: Straightforward matrix multiplication.

3.2.1 Straightforward implementation

A straight-forward C implementation of Eq. 1 can look like this:

```
for (i = 0; i <  N; ++i) {
    for (j = 0; j < N; ++j) {
        for (k = 0; k < N; ++k) {
            res[i][j] += mul1[i][k] * mul2[k][j];
        }
    }
}
```

The two input matrices are `mul1` and `mul2`. The result matrix `res` is assumed to be initialized to all zeroes.

The provided program `mm1.c` includes this code sequence and all the necessary initialization steps, as well as the set of statements that are required in order to profile its execution using the PAPI toolbox.

a) Change to directory `mm1/` and analyze de code of the program `mm1.c`. Identify its source code with the program described above.
What is the total amount of memory that is required to accommodate each of these matrices?

b) Compile the source file `mm1.c` using the provided `Makefile` and execute it. Fill the table with the obtained data.

c) Evaluate the resulting L1 data cache *Hit-Rate*.

3.2.2 First Optimization: Matrix transpose before multiplication [2]

By analyzing the obtained results, it can be observed that such a straightforward implementation suffers from a severe penalty in what concerns the amount of L2 cache misses resulting from its access pattern. In fact, while `mul1` matrix is accessed sequentially, the inner loop advances the row number of `mul2` (see Fig. 2), meaning successive accesses to far away memory positions.



Figure 3: Transposed matrix multiplication.

One possible remedy to attenuate such problem is based on matrix transposition. In fact, since each matrix element is accessed multiple times, it might be worthwhile to rearrange ("transpose," in mathematical terms) the second matrix `mul2` before using it (see Fig. 3):

$$c_{ij} = \sum_{k=0}^{N-1} a_{ik} b_{jk}^T = a_{i1} b_{j1}^T + a_{i2} b_{j2}^T + \ldots + a_{i(N-1)} b_{j(N-1)}^T \quad (2)$$

After the preliminary transposition step, both matrices may be iterated sequentially. As far as the C code is concerned, it now looks like this:

```
int16_t tmp[N][N];

// transposition
for (i = 0; i < N; ++i) {
    for (j = 0; j < N; ++j) {
        tmp[i][j] = mul2[j][i];
    }
}

// multiplication
for (i = 0; i < N; ++i) {
    for (j = 0; j < N; ++j) {
        for (k = 0; k < N; ++k) {
res[i][j] += mul1[i][k] * tmp[j][k];
        }
    }
}
```

Variable `tmp` is a temporary array to store the transposed matrix.

One direct consequence of this optimization is that it now requires additional accesses to the data memory. Hopefully, this extra cost can be easily recovered, since the 1024 non-sequential accesses per column are usually much more expensive.

a) Change to directory `mm2/` and analyze the code of the program `mm2.c`. Identify its source code with the program described above. Compile this program using the provided `Makefile` and execute it.

Fill the table with the obtained data.

b) Evaluate the resulting L1 data cache *Hit-Rate*.

c) Change the code in the program `mm2.c` in order to include the matrix transposition in the execution time. Compile this program using the provided `Makefile` and execute it.

Fill the table with the obtained data.

Comment on the obtained results when including the matrix transposition in the execution time.

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta\mathrm{HitRate}$) and the obtained speedups.

3.2.3 Second Optimization: Blocked (tiled) matrix multiply [2]

Despite the good results that may be obtained with the matrix transposition method, in many applications this approach can not be applied, either because the matrix is too large or the available memory is too small. Hence, other alternatives, which do not require the extra copy procedure, should be studied.

The search for an alternative processing scheme should start with a close examination of the involved math and the operations performed by the original implementation. Trivial math knowledge shows that the order of the several additions to obtain each element of the result matrix is irrelevant, as long as

each addend appears exactly once. This understanding will lead to solutions which reorder the additions performed in the inner loop of the original code.

According to the original algorithm, the adopted order to access the elements of matrix `mul2` is: (0,0), (1,0), ... , (N -1,0), (0,1), (1,1), ... Although the elements (0,0) and (0,1) are in the same cache line, by the time the inner loop completes one round, this cache line has long been evicted. For this example, each round of the inner loop requires, for each of the three matrices, 1024 cache lines, which is much more than what is available in most processors' caches.

One possible solution is to simultaneously handle more than one iteration of the middle loop, while executing the inner loop. In this case, several values which are guaranteed to be in cache will be used, thus contributing to a reduction of the L2 cache miss-rate. Hence, to maximize the speedup provided by this technique, it is necessary to adapt the dimension of the sub-matrix under processing to the cache block size, by taking into account the size of each matrix element. As a hypothetical example, considering that a `short` operand occupies 2-Bytes, this means that a 64-Byte cache block will accommodate 32 matrix elements, thus defining the optimal size for the sub-matrix line to be 32 (see Fig. 4).



Figure 4: Blocked matrix multiplication.

As far as the C code is concerned, it now looks like this:

```
#define SUB_MATRIX_SIZE (CACHE_LINE_SIZE / sizeof (short))

for (i = 0; i < N; i += SUB_MATRIX_SIZE) {
    for (j = 0; j < N; j += SUB_MATRIX_SIZE) {
        for (k = 0; k < N; k += SUB_MATRIX_SIZE) {
             for (i2 = 0, rres = &res[i][j], rmul1 = &mul1[i][k];
                  i2 < SUB_MATRIX_SIZE;
                  ++i2, rres += N, rmul1 += N) {
                for (k2 = 0, rmul2 = &mul2[k][j]; k2 < SUB_MATRIX_SIZE; ++k2, rmul2 += N) {
                    for (j2 = 0; j2 < SUB_MATRIX_SIZE; ++j2) {
                        rres[j2] += rmul1[k2] * rmul2[j2];
                    }
                }
            }
        }
    }
}
```

The most visible change is that the code has six nested loops now. The outer loops iterate with intervals of `SUB_MATRIX_SIZE` (the cache line size `CACHE_LINE_SIZE` divided by `sizeof(short)`). This divides the matrix multiplication in several smaller problems which can be handled with more cache locality. The inner loops iterate over the missing indexes of the outer loops. There are, once again, three loops. The `k2` and `j2` loops are in a different order. This is done because, in the actual computation, only one expression depends on `k2` but two depend on `j2`.

a) Change to directory `mm3/` and analyze the code of the program `mm3.c`. Identify its source code with the program described above.

Change the program source code in order to comply the algorithm parameterization (sub-matrix line size) with the block size (`CLS`) that was determined in Section 3.1.

How many matrix elements can be accommodated in each cache line?

b) Compile this program using the provided `Makefile` and execute it. Fill the table with the obtained data.

c) Evaluate the resulting L1 data cache *Hit-Rate*.

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta\mathrm{HitRate}$) and the obtained speedup.

e) Compare the obtained results with those that were obtained for the matrix transpose implementation by calculating the difference of the resulting hit-rates ($\Delta\mathrm{HitRate}$) and the obtained speedup. If the obtained speedup is positive, but the difference of the resulting hit-rates is negative, how do you explain the performance improvement? (Hint: study the hit-rates of the L2 cache for both implementations; You may use the following PAPI events PAPI_L2_DCH (or PAPI_L2_DCM) and PAPI_L2_DCA. Run papi_avail to check for available events and understand their meaning.)

References

[1] Performance Application Programming Interface (PAPI). Webpage. "`http://icl.cs.utk.edu/papi`", December 2008.

[2] Ulrich Drepper. What every programmer should know about memory. Technical report, Red Hat, Inc., November 2007.

[3] *PAPI User's Guide*.

[4] *PAPI Programmer's Reference*.

First Lab Assignment: System Modeling and Profiling

STUDENTS IDENTIFICATION:

Number:	Name:
102500	Alice Mota
102618	Ana Almeida
103220	Gonçalo Pattenden

2 Exercise

Please justify all your answers with values from the experiments.

1. What is the cache capacity of the computer you used (please write the workstation name)?

Array Size	4096	8192	16384	32768	65536	131072
t2-t1	0.000900	0.001777	0.003552	0.007076	0.014741	0.037902
# accesses a[i]	819200	1638400	3276800	6553600	13107200	26214400
# mean access time	1.09823×10^{-9}	1.08455×10^{-9}	1.0839×10^{-9}	1.07968×10^{-9}	1.12466×10^{-9}	1.44584×10^{-9}

It was used the computer 8 from lab 6 (Lab6p8). From the data shown above we can see that until array size 32KiB (inclusive), the mean access time is practically constant. However, when array size is 64KiB, is noticeable a slight increase in the mean access time, which allows us to conclude that the miss rate increases too: the L1 cache must be filled at this point.

Concluding, the L1 cache size is 32 KiB

Consider the data presented in Figure 1. Answer the following questions (2, 3, 4) about the machine used to generate that data.

2. What is the cache capacity?

The cache capacity is 64KiB. By analysing figure 1, we can see a clear difference between two groups of array sizes: one group, with array sizes between 4K and 64K (inclusive), with a beginning access time of about 370ns, and a second group with bigger array sizes (between 128K and 4M), with a beginning time almost the double the one of the first group (about 510ns). We can conclude that the first group corresponds to the array sizes lower or equal to the cache size, allowing them to be kept there completely. This way, since the highest array size that fits in cache is 64KiB, this is the cache capacity. After this there is a great increase in the execution time, corresponding to the varying time miss penalties

3. What is the size of each cache block?

Each cache block is of size 16B. By finding the stride in which the access time for group two (bigger array sizes and higher access times) starts stabilizing, resulting in a near 100% miss rate, we can find the cache block size.

4. What is the L1 cache miss penalty time?

miss penalty time = $t_{miss} - t_{hit}$

$t_{hit} = 380$ ns

$t_{miss} = 1000$ ns

Given the approximate values:

miss penalty time = $1000 - 380 = 620$ns

we selected an approximate t_{hit} value (the time for read when stride = 32B and array size is in between 4K and 64K) of 380ns. For t_{miss} (the time for read when stride = 32B and array size is in between 128K and 4M) we selected the approximate value of 1000ns.

3 Procedure

3.1.1 Modeling the L1 Data Cache

a) What are the processor events that will be analyzed during its execution? Explain their meaning.

During its execution, the procesor event that is being analyzed is the nombes of accesses to the memory. This means that data is trying to be fetched, without being in the L1 cache. cache, making it necesary to acces the memory. This event can also be called average misses

b) Plot the variation of the average number of misses (*Avg Misses*) with the `stride` size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB).
Note that, you may fill these tables and graphics (as well as the following ones in this report) on your computer and submit the printed version.

Array Size	Stride	Avg Misses	Avg Cycl Time
8kBytes	1	0.000418	0.002431
	2	0.000245	0.002351
	4	0.000233	0.002296
	8	0.000358	0.002262
	16	0.000195	0.002281
	32	0.000195	0.002264
	64	0.000218	0.002258
	128	0.000047	0.002134
	256	0.000031	0.002051
	512	0.000009	0.002037
	1024	0.000007	0.002005
	2048	0.000006	0.002076
	4096	0.000006	0.002131
16kBytes	1	0.000275	0.002301
	2	0.000196	0.002299
	4	0.000230	0.002287
	8	0.000210	0.002224
	16	0.000230	0.002300
	32	0.000213	0.002279
	64	0.000233	0.002265
	128	0.000104	0.002264
	256	0.000048	0.002113
	512	0.000019	0.002051
	1024	0.000007	0.002036
	2048	0.000003	0.002137
	4096	0.000004	0.002227
	8192	0.000003	0.002132

Array Size	Stride	Avg Misses	Avg Cycl Time
32kBytes	1	0.001608	0.002283
	2	0.002057	0.002275
	4	0.003011	0.002265
	8	0.004947	0.002206
	16	0.008455	0.002173
	32	0.013011	0.002120
	64	0.015688	0.002339
	128	0.021440	0.002234
	256	0.000318	0.002181
	512	0.000158	0.002063
	1024	0.000071	0.002003
	2048	0.000032	0.002046
	4096	0.000023	0.002189
	8192	0.000007	0.002173
	16384	0.000002	0.002079
64kBytes	1	0.015653	0.001983
	2	0.031302	0.001896
	4	0.062659	0.002140
	8	0.125358	0.002229
	16	0.250517	0.002255
	32	0.500896	0.002084
	64	0.999999	0.001984
	128	1.023175	0.002116
	256	1.041017	0.001990
	512	1.057449	0.002030
	1024	1.008402	0.001880
	2048	1.000769	0.002190
	4096	1.009846	0.005040
	8192	0.000331	0.002191
	16384	0.000005	0.002172
	32768	0.000001	0.002077



c) By analyzing the obtained results:

- Determine the **size** of the L1 data cache. Justify your answer.

The L1 data cache has 32KiB of size.
By analyzing the obtained results we can see that there is a significant time difference between stride size = 32KiB and size = 64KiB, which means that for stride sizes bigger than 32KiB, it is necessary to access the memory (the cache is full at this point).

- Determine the **block size** adopted in this cache. Justify your answer.

Looking at the results obtained, the graph starts to stabilize (stop growing) when stride size is equal or bigger than 64B. Given this, it is possible to know that the block size adopted in this cache is 64B.

- Characterize the **associativity set size** adopted in this cache. Justify your answer.

associativity set size = $\frac{\text{cache size}}{\#\text{stride}}$

Through c) we know that the cache size is 32KiB. It is also relevant to know in which stride the miss rate decreases back to 0 for the largest cache, which in this case is the orange line (64KiB), at stride 8192B. Given this, we can calculate the associativity set size:

$$\text{associativity set size} = \frac{32\text{KiB}}{8192\text{B}} = 4$$

3.1.2 Modeling the L2 Cache

a) Describe and justify the changes introduced in this program.

The following changes where applied to this program:
→ The PAPI_L1_DCM event was replaced with PAPI_L2_DCM in order to get the misses from L2 instead of the ones from L1.
→ The values for array size being tested were also extended. The L2 cache is only used after L1, so, since L1's cache size is 32KiB, L2 can only be tested for values bigger than this, stating at 64KiB.

b) Plot the variation of the average number of misses (*Avg Misses*) with the `stride` size, for each considered dimension of the L2 cache.



c) By analyzing the obtained results:

- Determine the **size** of the L2 cache. Justify your answer.

The L2 data cache has 256 KiB of size.
By analyzing the obtained results we can see that there is a significant jump in miss rate from 128 KiB to 256 KiB, as well as another more significant from 256 KiB to 512 KiB. This indicates that it is no longer possible to keep the entire array in L2 cache.

- Determine the **block size** adopted in this cache. Justify your answer.

Looking at the results obtained, the graph starts to stabilize (stop growing) when stride size is equal or bigger than 256B. Given this, it is possible to know that the block size adopted in this cache is 256B.

- Characterize the **associativity set size** adopted in this cache. Justify your answer.

associativity set size = $\frac{\text{cache size}}{\#\text{stride}}$

Through 3.1.2c) we knowe that the cache size is 256KiB. It is also relevant to know in which stride the miss rate decreases back to 0 for the largest cache, which in this case is at stride 32768 B. Given this we can calculate the associativity set size:

$$\text{associativity set size} = \frac{256\,\text{KiB}}{32768\,\text{B}} = 8$$

3.2 Profiling and Optimizing Data Cache Accesses

3.2.1 Straightforward implementation

a) What is the total amount of memory that is required to accommodate each of these matrices?

sizeof(int16_t) = 2B

N = 512

Matrix size = $N^2 \times$ sizeof(int16_t) = $512^2 \times 2\,\text{B} = 512\,\text{KiB}$

This way, it is required 512 KiB of memory to accomodate each of these matrices.

b) Fill the following table with the obtained data.

Total number of L1 data cache misses	135.365878	$\times 10^6$
Total number of load / store instructions completed	536.871884	$\times 10^6$
Total number of clock cycles	657.225331	$\times 10^6$
Elapsed time	0.219076	seconds

c) Evaluate the resulting L1 data cache *Hit-Rate*:

$$\text{Hit-rate} = 1 - \frac{\text{misses}}{\text{load store instructions}} = 1 - \frac{135.365878}{536.871884} \simeq 0.747862$$

This way, Hit-Rate ≃ 74.79 %

3.2.2 First Optimization: Matrix transpose before multiplication [2]

a) Fill the following table with the obtained data.

Total number of L1 data cache misses	4.215733	$\times 10^6$
Total number of load / store instructions completed	536.871884	$\times 10^6$
Total number of clock cycles	518.059536	$\times 10^6$
Elapsed time	0.172687	seconds

b) Evaluate the resulting L1 data cache *Hit-Rate*:

$$\text{Hit-rate} = 1 - \frac{\text{misses}}{\text{load store instructions}} = 1 - \frac{4.215733}{536.871884} \simeq 0{,}992148$$

This ways, Hit-Rate $\simeq 99{,}21\%$

c) Fill the following table with the obtained data.

Total number of L1 data cache misses	4.482670	$\times 10^6$
Total number of load / store instructions completed	537.396174	$\times 10^6$
Total number of clock cycles	532.403099	$\times 10^6$
Elapsed time	0.177469	seconds

Comment on the obtained results when including the matrix transposition in the execution time:

By comparing the obtained results, we come to the conclusion that including the matrix transposition in the execution time does not significantly alter the execution time. This happens because the transposition is a less significant operation compared to matrix multiplication.

$$\text{Hit-rate} = 1 - \frac{4.482670}{537.396174} \simeq 0.9917$$

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta\text{HitRate}$) and the obtained speedups.

$\Delta\text{HitRate} = \text{HitRate}_{\text{mm2}} - \text{HitRate}_{\text{mm1}}$: 0.992148 − 0.747862 = 0.244286
$\text{Speedup}(\#\text{Clocks}) = \#\text{Clocks}_{\text{mm1}}/\#\text{Clocks}_{\text{mm2}}$: 657225331 / 532403099 ≃ 1.234
$\text{Speedup}(\text{Time}) = \text{Time}_{\text{mm1}}/\text{Time}_{\text{mm2}}$: 0.219076 / 0.177469 ≃ 1.234
Comment: Even though there was a significant improvement of about 25% for the hit rate, comparing with the original version, the speedUp was considered small (speedUp ≃ 1.23). Considering the minor speedup obtained, and the fact that this optimization needs additional memory requirements (due to the N×N matrix that is stored in the main memory), this may not be the best option for systems with lower memory capacity.

3.2.3 Second Optimization: Blocked (tiled) matrix multiply [2]

a) How many matrix elements can be accommodated in each cache line?

The L1 block size is 64 Bytes. Since sizeof(int16_t) = 2, we can accomodate $\frac{64B}{2} = 32B$ per cache line

b) Fill the following table with the obtained data.

Total number of L1 data cache misses	3.766308	$\times 10^6$
Total number of load / store instructions completed	537.80223	$\times 10^6$
Total number of clock cycles	211.250127	$\times 10^6$
Elapsed time	0.070417	seconds

c) Evaluate the resulting L1 data cache *Hit-Rate*:

$$\text{Hit-rate} = 1 - \frac{\text{misses}}{\text{load store instructions}} = 1 - \frac{3.766308}{537.80223} \simeq 0.992997$$

This ways, Hit-Rate ≃ 99,30%

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta\text{HitRate}$) and the obtained speedup.

$\Delta\text{HitRate} = \text{HitRate}_{\text{mm3}} - \text{HitRate}_{\text{mm1}}$:	0.992997 − 0.747862 = 0.245135
$\text{Speedup}(\#\text{Clocks}) = \#\text{Clocks}_{\text{mm1}}/\#\text{Clocks}_{\text{mm3}}$:	657225331/211250127 = 3,11112
Comment: It was reached a siguificant speedup (of 3.11) with this optimization, increasing the hit-rate in about 25%. There is no major desadvantage in using this optimization, although the code is some less straightfawced than the original implementation	

e) Compare the obtained results with those that were obtained for the matrix transpose implementation by calculating the difference of the resulting hit-rates ($\Delta\text{HitRate}$) and the obtained speedup. If the obtained speedup is positive, but the difference of the resulting hit-rates is negative, how do you explain the performance improvement? (Hint: study the hit-rates of the L2 cache for both implementations;)

$\Delta\text{HitRate} = \text{HitRate}_{\text{mm3}} - \text{HitRate}_{\text{mm2}}$: 0.992997 - 0.992148 = 0.000849
$\text{Speedup}(\#\text{Clocks}) = \#\text{Clocks}_{\text{mm2}}/\#\text{Clocks}_{\text{mm3}}$: 532403099 / 211250127 = 2,52025
Comment: Even though our hitRate variation is positive, it is almost null. If it were negative we could justify the performance improvement (speedup) with the miss penalty being lower, meaning that the cache L2 hitrate would be higher.

3.2.3 Comparing results against the CPU specifications

Now that you have characterized the cache on your lab computer, you are going to compare it against the manufacturer's specification. For this you can check the device's datasheet, or make use of the command `lscpu`. Comment the results.

By comparing the procesor's specifications with the results obtained, we concluded that our L1 cache size and block size were correct, but the associative set size we obtained was incorrect. In relation to L2 cache, we got the right size, even though the associative set size and block size were wrong. This can happen because of incorrect data, external events, the existence of some kind of optimization we're not accounting for or a combination of the three.

A PAPI - Performance Application Programming Interface

The PAPI project [1] specifies a standard Application Programming Interface (API) for accessing hardware performance counters available in most modern microprocessors. These counters exist as a small set of registers that count *Events*, defined as occurrences of specific signals related to the processor's function (such as cache misses and floating point operations), while the program executes on the processor. Monitoring these events may have a variety of uses in the performance analysis and tuning of an application, since it facilitates the correlation between the source/object code structure and the efficiency of the actual mapping of such code to the underlying architecture. Besides performance analysis, and hand tuning, this information may also be used in compiler optimization, debugging, benchmarking, monitoring and performance modeling.

PAPI has been implemented on a number of different platforms, including: Alpha; MIPS R10K and R12K; AMD Athlon and Opteron; Intel Pentium II, Pentium III, Pentium M, Pentium IV, Itanium 1 and Itanium 2; IBM Power 3, 4 and 5; Cell; Sun UltraSparc I, II and II, etc.

Although each processor has a number of events that are native to that specific architecture, PAPI provides a software abstraction of these architecture-dependent *Native Events* into a collection of *Preset Events*, also known as *predefined events*, that define a common set of events deemed relevant and useful for application performance tuning. These events are typically found in many CPUs that provide performance counters. They give access to the memory hierarchy, cache coherence protocol events, cycle and instruction counts, functional unit, and pipeline status. Hence, preset events may be regarded as mappings from symbolic names (PAPI preset name) to machine specific definitions (native countable events) for a particular hardware resource. For example, Total Cycles (in user mode) is mapped into PAPI_TOT_CYC. Some presets are derived from the underlying hardware metrics. For example, Total L1 Cache Misses (PAPI_L1_TCM) is the sum of L1 Data Misses and L1 Instruction Misses on a given platform. The list of preset and native events that are available on a specific platform can be obtained by running the commands `papi_avail` and `papi_native_avail`, both provided by the papi source distribution.

Besides the standard set of events for application performance tuning, the PAPI specification also includes both a high-level and a low-level sets of routines for accessing the counters. The high level interface consists of eight functions that make it easy to get started with PAPI, by simply providing the ability to start, stop, and read sets of events. This interface is intended for the acquisition of simple but accurate measurement by application engineers [3, 4]:

- `PAPI_num_counters` – get the number of hardware counters available on the system;
- `PAPI_flops` – simplified call to get Mflops/s (floating point operation rate), real and processor time;
- `PAPI_ipc` – gets instructions per cycle, real and processor time;
- `PAPI_accum_counters` – add current counts to array and reset counters;
- `PAPI_read_counters` – copy current counts to array and reset counters;
- `PAPI_start_counters` – start counting hardware events;
- `PAPI_stop_counters` – stop counters and return current counts.

The following is a simple code example of using the high-level API [3, 4]:

```
#include <papi.h>

#define NUM_FLOPS 10000
#define NUM_EVENTS 1

int main(){
  int Events[NUM_EVENTS] = {PAPI_TOT_INS};
  long_long values[NUM_EVENTS];

  /* Start counting events */
  if (PAPI_start_counters(Events, NUM_EVENTS) != PAPI_OK)
    handle_error(1);

  do_some_work();

  /* Read the counters */
  if (PAPI_read_counters(values, NUM_EVENTS) != PAPI_OK)
    handle_error(1);

  printf("After reading the counters: %lld\n",values[0]);

  do_some_work();

  /* Add the counters */
  if (PAPI_accum_counters(values, NUM_EVENTS) != PAPI_OK)
    handle_error(1);

  printf("After adding the counters: %lld\n", values[0]);

  do_some_work();

  /* Stop counting events */
  if (PAPI_stop_counters(values, NUM_EVENTS) != PAPI_OK)
    handle_error(1);

  printf("After stopping the counters: %lld\n", values[0]);
}
```

Possible output:

```
After reading the counters: 441027
After adding the counters: 891959
After stopping the counters: 443994
```

The fully programmable low-level interface provides more sophisticated options for controlling the counters, such as setting thresholds for interrupt on overflow, as well as access to all native counting modes and events. Such interface is intended for third-party tool writers or users with more sophisticated needs.

The PAPI specification also provides access to the most accurate timers available on the platform in use. These timers can be used to obtain both real and virtual time on each supported platform: the real time clock runs all the time (e.g., a wall clock), while the virtual time clock runs only when the processor is running in user mode.

In the following code example, `PAPI_get_real_cyc()` and `PAPI_get_real_usec()` are used to obtain the real time it takes to create an event set in clock cycles and in microseconds, respectively [3, 4]:

```
#include <papi.h>

int main(){
  long long start_cycles, end_cycles, start_usec, end_usec;
  int EventSet = PAPI_NULL;

  if (PAPI_library_init(PAPI_VER_CURRENT) != PAPI_VER_CURRENT)
    exit(1);

  /*Create an EventSet */
  if (PAPI_create_eventset(&EventSet) != PAPI_OK)
    exit(1);

  /* Gets the starting time in clock cycles */
  start_cycles = PAPI_get_real_cyc();

  /* Gets the starting time in microseconds */
  start_usec = PAPI_get_real_usec();

  do_some_work();

  /* Gets the ending time in clock cycles */
  end_cycles = PAPI_get_real_cyc();

  /* Gets the ending time in microseconds */
  end_usec = PAPI_get_real_usec();

  printf("Wall clock cycles: %lld\n", end_cycles - start_cycles);
  prinf("Wall clock time in microseconds: %lld\n", end_usec - start_usec);
}
```

Possible output:

```
Wall clock cycles: 100173
Wall clock time in microseconds: 136
```