# Licenciatura em Engenharia Informática



1º Ano, 1º Semestre

# **Sistemas Digitais**

2016/2017

#### - Manual de laboratório -

### 1. Placa de Montagens Laboratoriais

As placas de montagens laboratoriais são projectadas para testar circuitos electrónicos e encontram-se particularmente adaptadas ao teste de circuitos digitais. A principal vantagem deste tipo de equipamento prende-se com a disponibilização de forma compacta e organizada de um conjunto de funcionalidades das quais é possível destacar:

- Fonte de alimentação DC (+5V, -5V, 0/+15V,0/-15V),
- Gerador de sinal,
- Voltímetro;
- Led's,
- Displays de 7 segmentos;
- Data Switches
- ...




Figura 1 Placa de montagens laboratoriais (exemplo)

#### Legenda:

- 1. Interruptor de alimentação (com led)
- 2. Gerador de Funções Selector de amplitude
- 3. Gerador de Funções Gama de frequências
- 4. Gerador de Funções Ajuste de frequências
- Gerador de Funções Forma de onda
- 6. Entrada BCD (descodificador de 7 segmentos)
- 7. Selector de fonte de tensão (0V a +15V)
- 8. Selector de fonte de tensão (0V a 15V)
- 9. Fonte de tensão DC (+5V)
- 10. Interruptores lógicos (-5V/0V/+5V)

- 11. Interruptores lógicos pulsados
- 12. Interruptores lógicos (on/off)
- 13. Placa deck amovível
- 14. Adaptador de pinos a conectores do tipo banana.
- 15. Painel de oito led's
- Saída do descodificador de 7 segmentos
- Voltímetro digital gama de tensões
- 18. Voltímetro digital entrada
- 19. Voltímetro digital display

#### 2. Leitura de datasheets

As folhas com dados (*datasheets*) de circuitos integrados (CI) digitais incluem, além de um esquema lógico e de uma eventual descrição funcional, três grupos de especificações:

- Absolute Maximum Ratings (condições máximas de operação) um exemplo é o valor máximo da tensão de alimentação. São condições (geralmente relativas a valores DC, ou à dissipação) que, a serem excedidas, podem danificar o circuito.
- *DC Characteristics* (características DC) englobam a corrente de alimentação, os níveis de tensão "0" e "1", etc.
- AC Characteristrics (características de temporização) incluem tempos de propagação, frequência máxima de relógio, etc.

Naturalmente, grande parte das especificações não necessita de um exame muito aprofundado (pois são idênticas para todos os circuitos de uma mesma família – por exemplo, as especificações relativas ao *fan-out* são idênticas para a quase totalidade dos circuitos da família 74LS) o que vai permitir reduzir a leitura do *datasheet* a alguns pontos essenciais.

No entanto, a verificação estrita das especificações indicadas muitas vezes não é

suficiente, uma vez que:

- A apresentação das especificações tende a levar o projectista principiante a conclusões erradas;
- Especificações indirectas;
- Alguns requisitos (que devem ser cumpridos) simplesmente não são incluídos nas especificações; muitas vezes isto acontece por a sua enunciação ser muito complicada ou por apenas dizerem respeito a modos de funcionamento raramente utilizados.

Indicam-se a seguir alguns pontos que justificam um maior cuidado.

### 2.1. Condições máximas de operação

Um exemplo de uma especificação que não consta dos *datasheets* prende-se com a sensibilidade das entradas de circuitos TTL *standard*. A entrada desses circuitos é geralmente constituída por um transístor de emissores múltiplos (cada emissor está directamente ligado a uma entrada). Um diferencial de tensão entre emissores superior a 3 Volts pode provocar a rotura do transístor e, se a corrente que então circular for elevada, o circuito pode ser danificado. Assim, entradas não utilizadas não devem ser ligadas directamente a Vcc, mas sim através de uma resistência de 1KΩ ou superior. Já a generalidade dos circuitos LS TTL tem entradas por díodos e não requer esta preocupação (notar que há alguns – poucos – circuitos LS TTL que têm entradas de emissores múltiplos).

#### 2.2. Características DC

Muitos dos circuitos utilizados são "TTL – compatíveis". Esta indicação só diz respeito aos níveis de tensão:

$$V_{OL} < 0.4V$$
  $V_{OH} > 2.4V$   $V_{IL} < 0.8V$   $V_{IH} > 2.0V$ 

Note-se que a diferença nas especificações de V<sub>IL</sub> e V<sub>IH</sub> não quer dizer que os circuitos TTL tenham dois limiares de transição – na realidade, existe apenas um limiar, e a zona de transição é muito curta (poucos décimos de Volt).

Assim, todos os circuitos "TTL-compatíveis" apresentam especificações de tensão idênticas a estas e na maioria dos casos basta uma rápida confirmação ao ler o *datasheet*. Por vezes, surgem excepções importantes – em circuitos NMOS ou CMOS pode acontecer que um ou mais pinos de entrada exijam por exemplo V<sub>IH</sub> > 3,5V (isto pode acontecer em relação aos pinos de relógio); é então necessário tomar medidas especiais, como por exemplo aplicar uma resistência de *pull-up* à saída TTL que está a

atacar a entrada de relógio.

Os circuitos "TTL – compatíveis" podem ter especificações de corrente muito divergentes. A família LS TTL, por exemplo, especifica:

$$I_{IL} < 0.4 \text{mA}$$
  $I_{IH} < 20 \mu \text{A}$   $I_{OL} > 8 \text{mA}$   $I_{OH} > 0.4 \text{mA}$ 

mas já para a quase totalidade dos circuitos NMOS e CMOS "TTL-compatíveis" são especificados os seguintes valores:

$$I_{IL}$$
,  $I_{IH} < \pm 10 \mu A$   $I_{OL} > 2mA$   $I_{OH} > 0.4mA$ 

O *fan-out* poderá estar limitado, não pelas correntes, mas sim pelas capacidades dos pinos, sendo que o único ponto a reter para o exame do *datasheet* consiste em verificar se as especificações dos CI's condizem com as regras gerais acima indicadas ou não.

#### 2.3. Características de temporização

O primeiro aspecto a ter em atenção na leitura das características de temporização é de que elas constam de <u>requisitos</u> – isto é, condições que são necessárias para assegurar o correcto funcionamento do CI (por exemplo, não exceder a frequência máxima de relógio) – e de <u>prestações</u>, que são os tempos garantidos pelo CI. Do ponto de vista do projectista, pode-se dizer que ele tem de garantir os requisitos de todos os CI's e que para isso pode contar com as prestações dos (outros) CI's.

Contudo, a maioria dos fabricantes não distingue explicitamente requisitos e prestações, apresentando todas as especificações reunidas numa única tabela. Quando a distinção é feita, aparece uma tabela de *timing requirements* (requisitos) e outra de *timing responses* (prestações).

#### 3. Lista de Cl's TTL com resumo das datasheets

Apresenta-se a seguir uma lista de vários Cl's contendo informação pertinente para o projecto e construção de circuitos simples em que se utilizem Cl's da família TTL. Ela é constituída por um resumo do que podemos encontrar nos *datasheets* existentes nos "TTL Data Books" editados pelos vários fabricantes de Cl's lógicos. A consulta destes livros é indispensável para um conhecimento mais completo das características dos Cl's em projectos com requisitos mais exigentes, especialmente quanto às características de temporização.

Esta não pretende ser uma lista exaustiva de todos os Cl's TTL existentes, procurando antes abranger os componentes que os alunos irão seleccionar para implementar a solução dos trabalhos propostos.

O aluno deve, durante a preparação do trabalho, fazer uma lista dos Cl's que irá precisar com base no resumo que aqui lhe é apresentado. Caso o aluno constate que irá necessitar de um Cl TTL inexistente nesta lista resumida e cuja funcionalidade não pode ser obtida a partir dos existentes (nem à custa da mala digital) então não hesite em contactar previamente o professor dando-lhe conta do problema.

# **PORTAS LÓGICAS ELEMENTARES**

FUNÇÃO	N° DE ENTRADAS	REFERÊNCIA	PÁGINA
	2	'08	7
AND	3	'11	8
	4	'21	9
	2	'00	10
NAND	3	'10	11
INAIND	4	'20	12
	8	'30	13
OR	2	'32	14
	2	'02	15
NOR	3	'27	16
NOR	4	'23 / '25	17
	5	'260	18
NOT	1	'04	19
XOR	2	'86	20

# **FLIP-FLOPS**

FUNÇÃO	N° DE ENTRADAS	REFERÊNCIA	PÁGINA
Flip-flop D	2	'74	21
Filp-liop D	4	'175	22
	2	'73	23
	2	'76	24
Elin flon I K	2	'78	25
Flip-flop J-K	2	'107	26
	2	'109	27
	2	'114	28

# **MULTIPLEXERS**

FUNÇÃO	N° DE ENTRADAS	REFERÊNCIA	PÁGINA
Mux 2:1	2	'157	29
Mux 4:1	4	'153	30
Mux 8:1	8	'151	31

# **CONTADORES**

FUNÇÃO	N° DE ENTRADAS	REFERÊNCIA	PÁGINA
Contador	0	'93	33
Contador	4	'163	35

AND

REFERÊNCIA:

'08

N° DE ITENS POR CI:

4

TYPES SN5408, SN54LS08, SN54S08, SN7408, SN74LS08, SN74S08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

**REVISED DECEMBER 1983** 

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- **Dependable Texas Instruments Quality** and Reliability

#### description

These devices contain four independent 2-input AND gates.

The SN5408, SN54LS08, and SN54S08 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7408, SN74LS08 and SN74S08 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
Α	В	Y
н	н	H
L	×	L
×	L	L

logic diagram (each gate)




positive logic

$$Y = A \cdot B$$
 or  $Y = \overline{\overline{A} + \overline{B}}$ 

SN5408, SN54LS08. SN54S08 . . . J OR W PACKAGE SN7408 ... J OR N PACKAGE SN74LS08, SN74S08 ... D, J OR N PACKAGE (TOP VIEW)

1AC	1	U 14	Vcc
18 □	2	13	] 4B
1Y 🗆	3	12	14A
2A [	4	11	34Y
28 □	5	10	] 3B
2Y [	6	9	]3A
SND [	7	8	3Y

SN54LS08, SN54S08 ... FK PACKAGE SN74LS08, SN74S08 (TOP VIEW)



NC - No internal connection

AND

REFERÊNCIA:

111

N° DE ITENS POR CI:

3

TYPES SN54LS11, SN54S11 SN74LS11, SN74S11 TRIPLE 3-INPUT POSITIVE-AND GATES REVISED APRIL 1985

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain three independent 3-input AND gates.

The SN54LS11 and SN54S11 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS11, and SN74S11 are characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE (each gate)**

INPUTS			OUTPUT
A	В	С	Y
н	н	н	н
L	×	×	L
X	L	×	L
X	×	L	L

3

TTL DEVICES

logic diagram (each gate)



positive logic


$$Y = A \cdot B \cdot C \text{ or } Y = \overline{A + \overline{B} + \overline{C}}$$

SN54LS11, SN54S11 ... J OR W PACKAGE SN74LS11, SN74S11 ... D, J OR N PACKAGE

(101 11211)						
1A	di	U 14	Ь	Vcc		
1B		13		1C		
2A	<b>□</b> 3	12	Þ	1Y		
2B	<b>4</b>	11		3C		
2C	<b>5</b>	10	b	3B		
2Y	<b>6</b>	9	Б	3A		
GND	7	8	5	3Y		

SN54LS11, SN54S11 ... FK PACKAGE SN74LS11, SN74S11

(TOP VIEW)



IC - No internal connection

3-56

PRODUCTION DATA
This document contains information current as
of publication date. Products conform to
specifications per the terms of Texas Instruments
standard warranty. Production processing does
not necessarily include testing of all parameters.



AND

REFERÊNCIA:

'21

Nº DE ITENS POR CI:

2

#### TYPES SN54LS21, SN74LS21 **DUAL 4-INPUT POSITIVE-AND GATES**

REVISED APRIL 1985

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain two independent 4-input AND

The SN54LS21 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS21 is characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE (each gate)**

	INPUTS		OUTPUT	
A	В	С	D	Y
н	н	н	н	н
L	×	×	X	L
X	L	X	x	L
X	X	L	X	L
×	X	X	L	E

TTL DEVICES

logic diagram (each gate)



positive logic


$$Y = A \cdot B \cdot C \cdot D$$
 or  $Y = \overline{A + B + C + D}$ 

SN54LS21 ... J OR W PACKAGE SN74LS21 ... D, J OR N PACKAGE (TOP VIEW)

	100	- Planting	
1A	dı.	U 14	Vcc
1B	$\square^2$	13	2D
NC	<b>Q</b> 3	12	2C
1C	<b>4</b>	11	NC
1D	<b>4</b> 5	10	2B
14	<b>G</b> 6	9	2A
GND	07	8	2Y

SN54LS21 ... FK PACKAGE SN74LS21

(TOP VIEW)



NC - No internal connection

'00

N° DE ITENS POR CI:

4

TYPES SN5400, SN54L00, SN54LS00, SN54S00, SN74U0, SN74LS00, SN74S00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

REVISED DECEMBER 1983

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain four independent 2-input NAND gates.

The SN5400, and SN54LS00, and SN54S00 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to 125°C. The SN7400, SN74LS00, and SN74S00 are characterized for operation from 0°C to 70°C.

#### FUNCTION TABLE (each gate)

INP	UTS	OUTPUT
А	В	Y
н	н	L
L	×	н
X	L	н

#### logic diagram (each gate)



positive logic

$$Y = \overline{A \cdot B}$$
 or  $Y = \overline{A} + \overline{B}$ 

SN5400 ... J PACKAGE
SN54LS00, SN54S00 ... J OR W PACKAGE
SN7400 ... J OR N PACKAGE
SN74LS00, SN74S00 ... D, J OR N PACKAGE
(TOP VIEW)


1A	1	U 14	VCC
1B [	2	13	4 B
1Y C	3	12	4A
2A C	4	.11	4Y
2B [	5	10	3 B
2Y [	6	9	3 A
GND [	7	8	3 Y

#### SN5400 ... W PACKAGE (TOP VIEW)

1A	1	U 14		4 Y
1B 🗆	2	13	ם	4 B
1Y 🗆	3	12		4A
Vcc 🗆	4	1.1		GND
2Y 🗆	5	10		3 B
2A 🗆	6	9		3 A
28 □	7	8		3 Y

SN54LS00, SN54S00 . . . FK PACKAGE SN74LS00, SN74S00

(TOP VIEW)



NC - No internal connection

NAND

REFERÊNCIA:

10

Nº DE ITENS POR CI:

3

TYPES SN5410, SN54LS10, SN54S10 SN7410, SN74LS10, SN74S10 TRIPLE 3-INPUT POSITIVE-NAND GATES

 Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

 Dependable Texas Instruments Quality and Reliability

#### description


These devices contain three independent 3-input NAND gates.

The SN5410, SN54LS10 and SN54S10 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to 125°C. The SN7410, SN74LS10 and SN74S10 are characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE (each gate)**

INPUTS			OUTPUT
Α	В	С	Y
н	н	н	L
L	X	x	н
Х	L	X	н
Х	×	L	н

#### logic diagram (each gate)



#### positive logic

$$Y = \overline{A \cdot B \cdot C}$$
 or  $Y = \overline{A} + \overline{B} + \overline{C}$ 

SN5410 ... J PACKAGE SN54LS10, SN54S10 ... J OR W PACKAGE SN7410 ... J OR N PACKAGE SN74LS10, SN74S10 ... D, J OR N PACKAGE


	ITC	OP VIEW	1)	
1A [	1	U14	b	Vcc
1B [	2	13	b	1C
2A	3	12	Þ	1Y
2B C	4	11	Þ	3C
2C 🗆	5	10	P	3B
2Y [	6	9	Р	3A
GND [	7	8	Р	3Y

#### SN5410 ... W PACKAGE (TOP VIEW)

1A 1 14 1C 1B 2 13 3Y 1Y 3 12 3C VCC 4 11 GND 2Y 5 10 3B 2A 6 9 3A 2B 7 8 2C

SN54LS10, SN54S10 . . . FK PACKAGE SN74LS10, SN74S10

(TOP VIEW)



NC - No internal connection

TTL DEVICES

This document contains information current as of publication date. Products conform to specifications per the terms of Exas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



'20

2

N° DE ITENS POR CI:

TYPES SN5420, SN54LS20, SN54S20 SN7420, SN74LS20, SN74S20 DUAL 4-INPUT POSITIVE-NAND GATES

REVISED DECEMBER 1983

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain two independent 4-input NAND gates.

The SN5420, SN54LS20 and SN54S20 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to 125°C. The SN7420, SN74LS20 and SN74S20 are characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE (each gate)**

	INPUTS			OUTPUT
Α	В	С	D	Y
н	н	н	н	L
L	X	×	X	н
X	L	×	X	н
Х	X	L	х	н
X	X	X	L	н


logic diagram (each gate)




positive logic

 $Y = A \cdot B \cdot C \cdot D$  or Y = A + B + C + D

SN5420 ... J PACKAGE
SN54LS20, SN54S20 ... J OR W PACKAGE
SN7420 ... J OR N PACKAGE
SN74LS20, SN74S20 ... D, J OR N PACKAGE
(TOP VIEW)




#### SN5420 ... W PACKAGE (TOP VIEW)



SN54LS20, SN54S20 . . . FK PACKAGE SN74LS20, SN74S20

(TOP VIEW)



NC - No internal connection

'30

N° DE ITENS POR CI:

1

TYPES SN5430, SN54LS30, SN54S30, SN7430, SN74LS30, SN74S30 8-INPUT POSITIVE-NAND GATES

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


These devices contain a single 8-input NAND gate.

The SN5430, SN54LS30, and SN54S30 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7430, SN74LS30, and SN74S30 are characterized for operation from 0°C to 70°C.

#### **FUNCTION TABLE**

INPUTS A THRU H	OUTPUT
All inputs H	L
One or more inputs L	н

#### logic diagram



#### positive logic


$$Y = \overline{A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H} \quad \text{or} \quad$$

$$Y = \overline{A} + \overline{B} + \overline{C} + \overline{D} + \overline{E} + \overline{F} + \overline{G} + \overline{H}$$

# REVISED DECEMBER 1983


SN5430 ... J PACKAGE SN54LS30, SN54S30 . . . J OR W PACKAGE SN7430 ... J OR N PACKAGE

SN74LS30, SN74S30 ... D, J OR N PACKAGE (TOP VIEW)




## SN5430 ... W PACKAGE

(TOP VIEW)



SN54LS30, SN54S30 . . . FK PACKAGE SN74LS30, SN74S30

(TOP VIEW)



NC - No internal connection



OR

REFERÊNCIA:

'32

Nº DE ITENS POR CI:

4

TYPES SN5432, SN54LS32, SN54S32, SN7432, SN74LS32, SN74S32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

 Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

 Dependable Texas Instruments Quality and Reliability

#### description

These devices contain four independent 2-input OR gates.

The SN5432, SN54LS32 and SN54S32 are characterized for operation over the full military range of  $-55\,^{\circ}\text{C}$  to 125 $^{\circ}\text{C}$ . The SN7432, SN74LS32 and SN74S32 are characterized for operation from 0 $^{\circ}\text{C}$  to 70 $^{\circ}\text{C}$ .

#### **FUNCTION TABLE (each gate)**

INPUTS		OUTPU
Α	В	Y
н	×	н
X	н	н
L	L	L

logic diagram (each gate)



positive logic


$$Y = A + B \text{ or } Y = \overline{A} \cdot \overline{B}$$

SN5432, SN54LS32, SN54S32 . . . J OR W PACKAGE SN7432 . . . J OR N PACKAGE SN74LS32, SN74S32 . . . D, J or N PACKAGE (TOP VIEW)

1A	1 0	14 VC	C
1B 🗆	2	13 4B	
1Y [	3	12 4A	
2A 🗆	4	11 4Y	
2B 🗆	5	10 3B	
2Y [	6	9 3A	
GND [	7	8 3Y	
The second second			

SN54LS32, SN54S32 . . . FK PACKAGE SN74LS32, SN74S32

(TOP VIEW)



NC - No internal connection



**NOR** 

REFERÊNCIA:

'02

N° DE ITENS POR CI:

4

TYPES SN5402, SN54LS02, SN54S02, **QUADRUPLE 2-INPUT POSITIVE-NOR GATES** 

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain four independent 2-input-NOR

The SN5402, SN54LS02 and SN54S02 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7402, SN74LS02 and SN74S02 are characterized for operation from 0°C to 70°C

#### **FUNCTION TABLE (each gate)**

ſ	INP	UTS	OUTPUT
ľ	А	В	_Y
ľ	н	×	L
l	×	Н	L
١	L	L	н

TTL DEVICES

logic diagram (each gate)



positive logic

$$Y = \overline{A} \cdot \overline{B}$$
 or  $Y = \overline{A + B}$ 

SN7402, SN74LS02, SN74S02 **REVISED DECEMBER 1983** 

SN54LS02, SN54S02 . . . J OR W PACKAGE SN7402 ... J OR N PACKAGE SN74LS02, SN74S02 ... D, J OR N PACKAGE (TOP VIEW)

SN5402 ... J PACKAGE


	- 1	
1Y	dī.	U14 VCC
1A		13 4Y
1B	<b>3</b>	12 4 B
2Y	<b>4</b>	110 4A
2A	<b>d</b> 5	10 3 Y
2B	<b>D</b> 6	9 3 B
GND	7	8 3A

SN5402 ... W PACKAGE (TOP VIEW)

1A	1	U14 4Y
1B [	2	13 4B
1Y [	3	12 4A
Vcc [	4	11 GND
2Y	5	10 3B
2A [	6	9 3A
2B [	7	8 3Y

SN54LS02, SN54S02 ... FK PACKAGE SN74LS02, SN74S02

(TOP VIEW)



NC - No internal connection

**NOR** 

REFERÊNCIA:

'27

Nº DE ITENS POR CI:

3

# TYPES SN5427, SN54LS27, SN7427, SN74LS27 TRIPLE 3-INPUT POSITIVE-NOR GATES

SN5427, SN54LS27 ... J OR W PACKAGE

SN7427 ... J OR N PACKAGE SN74LS27 ... D, J OR N PACKAGE

**REVISED DECEMBER 1983** 

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain three independent 3-input NOR gates.

The SN5427 and SN54LS27 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7427 and SN74LS27 are characterized for operation from 0 °C to 70 °C.

#### **FUNCTION TABLE (each gate)**

INPUTS			OUTPUT
A	В	С	Y
н	X	X	L
×	н	X	L
X	X	н	L
L	L	L	н

TTL DEVICES

logic diagram (each gate)



positive logic

 $Y = \overline{A + B + C}$  or  $Y = \overline{A} \cdot \overline{B} \cdot \overline{C}$ 


(TOP VIEW) 14 V<sub>CC</sub>
13 1C
12 1Y
11 3C IA DI 1B 🗆 2 2A 3 2B 🗆 4 10 3B 9 3A 2C | 5 2Y | 6

SN54LS27 ... FK PACKAGE SN74LS27

8 3Y

GND 7

(TOP VIEW)



NC - No internal connection

PRODUCTION DATA
This document contains information current as of publication date. Products conform to specifications per the terms of Texal Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



'23 / '25

N° DE ITENS POR CI:

2

#### TYPES SN5423, SN5425, SN7423, SN7425 **DUAL 4-INPUT NOR GATES WITH STROBE**

**REVISED DECEMBER 1983** 


- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain dual 4-input positive NOR gates with strobe. The SN5423 and SN7423 are expandable, and perform the Boolean functions:

with X output of SN5460 / SN7460. The SN5425 and SN7425 perform the Boolean function:


The SN5423 and the SN5425 are characterized for operation over the full military temperature range of 55 C to 125 C. The SN7423 and the SN7425 are characterized for operation from 0 C to 70 C.



#### Notes:

- A. Component values shown are nominal.
- Both expander inputs are used simultaneously for expanding C. If expander is not used leave X and X open.
  D. A total of four expander gates can be connected to

VCC bus




1	U <sub>16</sub>	□ vcc
2	15	1X
3	14	]2D
4	13	]2C
5	12	2G
6	11	2B
7	10	2A
8	9	2Y
	1 2 3 4 5 6 7 8	2 15 3 14

SN5425 . . . J OR W PACKAGE SN7425 ... J OR N PACKAGE (TOP VIEW)

1AC	1	U14	bvcc
1B 🗆	2	13	]2D
1G 🗆	3	12	2C
1C	4	11	]2G
10	5	10	2B
1Y	6	9	2A
GND	7	8	2Y
	_		

#### logic diagram



TRUTH TABLE

	11	OUTPUT			
A	В	С	D	G	Y
н	×	×	×	н	L
×	н	×	×	н	L
×	×	н	×	н	L
×	×	×	н	н	L
L	L	L	L	×	н
X	×	X	×	L	н

Expander inputs are open,

H high level, L low level, X irrelevant



NOR

REFERÊNCIA:

'260

N° DE ITENS POR CI:

2

#### TYPES SN54S260, SN74S260 DUAL 5-INPUT POSITIVE -NOR GATES

REVISED DECEMBER 1983

Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs


 Dependable Texas Instruments Quality and Reliability

#### description

These devices contain two independent 5-input positive -NOR gates. They perform the Boolean function Y = A + B + C + D + E in positive logic.

The SN54S260 is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74S260 is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

#### logic diagram (each gate)




SN54S260 ... J OR W PACKAGE SN74S260 ... D, J OR N PACKAGE (TOP VIEW)



SN54S260 ... FK PACKAGE SN74S260

(TOP VIEW)



NC - No internal connection

3

TTL DEVICES



NOT

REFERÊNCIA:

'04

Nº DE ITENS POR CI:

6

TYPES SN5404, SN54LS04, SN54S04 SN7404, SN74LS04, SN74S04 HEX INVERTERS

 Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

 Dependable Texas Instruments Quality and Reliability

#### description


These devices contain six independent inverters.

The SN5404, SN54LS04 and SN54S04 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to 125°C. The SN7404, SN74LS04 and SN74S04 are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each inverter)

INPUTS	OUTPUT
Α	Y
н	L
L	н

logic diagram (each inverter)




positive logic

SN5404 ... J PACKAGE
SN54L804, SN54S04 ... J OR PACKAGE
SN7404 ... J OR N PACKAGE
SN74L904, SN74S04 ... D, J OR N PACKAGE
(TOP VIEW)


1A [	T	U14 V	CC
1Y [	2	13 64	4
2A [	3	12 61	1
2Y [	4	11 54	1
3A [	5	10 51	1
3Y [	6	9 44	4
GND [	7	8 41	1
	_		

SN5404 ... W PACKAGE (TOP VIEW)



SN54LS04, SN54S04 . . . FK PACKAGE SN74LS04, SN74S04

(TOP VIEW)



NC - No internal connection


'86

4


N° DE ITENS POR CI:





DECEMBER 1972 - REVISED DECEMBER 1983




SN7486 . . . J OR N PACKAGE SN74LS86A, SN74S86 ... D, J OR N PACKAGE (TOP VIEW) 1A 01 U14 VCC 18 **D**2 13 4B 1Y D3 12 4A










NC - No internal connection



#### **FUNCTION TABLES**

INP	UTS	OUTPUT
A	В	Y
L	L	L
L	н	н
Н	L	H
н	н	L

TYPICAL AVERAGE PROPAGATION

TYPE '86 'LS86A **'S86** 

> DELAY TIME 14 ns 10 ns

> > 7 ns

TYPICAL TOTAL POWER DISSIPATION 150 mW 30.5 mW

250 mW

PRODUCTION DATA PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



'74

Nº DE ITENS POR CI:

2

TYPES SN5474, SN54LS74A, SN54S74 SN7474, SN74LS74A, SN74S74

#### **DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR**

REVISED DECEMBER 1983

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain two independent D-type positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.


The SN54' family is characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ . The SN74' family is characterized for operation from  $0\,^{\circ}\text{C}$  to  $70\,^{\circ}\text{C}$ .

#### FUNCTION TABLE

	INPUT	S		OUTP	UTS
PRE	CLR	CLK	D	Q	ā
L	н	X	X	н	L
н	L	X	X	L	H
L	L	X	Х	H <sup>†</sup>	нt
н	н	18	н	:H	1.0
н	H	1	L	L	H
Н	н	L	X	00	$\overline{Q}_0$

1 The output levels in this configuration are not guaranteed to meet the minimum levels in V<sub>OH</sub> if the lows at preset and clear are near V<sub>IL</sub> maximum. Furthermore, this configuration is nonstable, that is, it will not persist when either preset or clear returns to its inactive (high) level.

#### logic symbol



Pin numbers shown on logic notation are for D, J or N packages.

SN5474... J PACKAGE SN54LS74A, SN54S74... J OR W PACKAGE SN7474... J OR N PACKAGE SN74LS74A, SN74S74... D, J OR N PACKAGE

(TOP VIEW)


1CLR [1	U14 VCC
1D 2	13 2CLR
1CLK 43	12 2D
1PRE 4	11 2CLK
1005	10 2PRE
10 □ 6	9 20
GND 7	8 20

#### SN5474 ... W PACKAGE (TOP VIEW)

1CLK	1	U 14	1PRE
1D[	2	13	10
1CLR	3	12	□1 <u>0</u>
Vcc□	4	11	GND
2CLR	5	10	]2 <u>Q</u>
2D 🗆	6	9	20
2CLK[	7	8	2PRE


SN54LS74A, SN54S74 . . . FK PACKAGE SN74LS74A, SN74S74

#### (TOP VIEW



NC - No internal connection

#### logic diagram



PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



3-235

TL DEVICES

'175

N° DE ITENS POR CI:

4

TYPES SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

DECEMBER 1972-REVISED DECEMBER 1983

'174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS 175, LS175, S175...QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- **Buffered Clock and Direct Clear Inputs**
- Individual Data Input to Each Flip-Flop
- Applications include: **Buffer/Storage Registers** Shift Registers Pattern Generators

#### description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

**FUNCTION TABLE** 

- 1	INPUTS			PUTS
CLEAR	CLOCK	D	a	ũ١
L	×	×	L	н
н	1	н	н	L
н	1	L	L	н
н	L	×	Q <sub>0</sub>	$\bar{a}_0$

H = high level (steady state)

L = low level (steady state)

X = irrelevant


t = transition from low to high level

Q<sub>0</sub> = the level of Q before the indicated steady state input conditions were established.

† = '175, 'LS175, and 'S175 only


	TYPICAL	TYPICAL	
TURES	MAXIMUM	POWER	
TYPES	CLOCK	DISSIPATION	
	FREQUENCY	PER FLIP-FLOP	
174, 175	35 MHz	38 mW	
'LS174, 'LS175	40 MHz	14 mW	
'C174 'C17E	110 MHz	75 mW	

SN54174, SN54LS174, SN54S174 . . . J OR W PACKAGE SN74174 . . . J OR N PACKAGE SN74LS174, SN74S174 . . . D, J OR N PACKAGE




SN54LS174, SN54S174 . . . FK PACKAGE SN74LS174, SN74S174

(TOP VIEW)




\$N54175, \$N54L\$175, \$N54\$175 . . . J OR W PACKAGE \$N74175 . . . J OR N PACKAGE \$N74L\$175, \$N74\$175 . . . D, J OR N PACKAGE



SN54LS175, SN54S175 ... FK PACKAGE SN74LS175, SN74S175

(TOP VIEW)



NC - No internal connection

PRODUCTION DATA

PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



3-559

TL DEVICES

Flip-flop J-K

REFERÊNCIA:

'73

N° DE ITENS POR CI:

2

**TYPES SN5473, SN54LS73A** SN7473, SN74LS73A DUAL J-K FLIP-FLOPS WITH CLEAR
REVISED DECEMBER 1983

- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

The '73, contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '73 are positive pulsetriggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS73A contain two independent negative-edgetriggered flip-flops. The J and K inputs must be stable one setup time prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the  $\overline{\mathbb{Q}}$  output high.

The SN5473 and the SN54LS73A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7473 and the SN74LS73A are characterized for operation from 0°C to 70°C.

SN5473, SN54LS73A . . . J OR W PACKAGE SN7473 ... J OR N PACKAGE SN74LS73A ... D, J OR N PACKAGE

#### (TOP VIEW)

1CLK O	U 14	1J
1CLR 2	13	10
1K □3	12	10
VCC 4	11	GND
2CLK 5	10	] 2K
2CLR 6	9	20
2J 🗖 7	8	20

#### '73 **FUNCTION TABLE**

INPUTS			OUT	PUTS	
CLR	CLK	J	K	Q	ā
L	X	X	X	L	Н
н	л	L	L	00	$\bar{a}_0$
н	7	н	L	н	L
н	1	L	H	L	н
н	1	н	H	TOG	GLE

#### 'LS73A **FUNCTION TABLE**

	INPUT	OUTP	UTS		
CLR	CLK	J	K	Q	ā
L	×	X	X	L	н
H	1	L	L	00	$\overline{a}_0$
н	1	н	L	н	L
н	1	L	н	L	н
н	4	н	н	TOG	GLE
н	н	×	X	QO	QO

FOR CHIP CARRIER INFORMATION, CONTACT THE FACTORY

TTL DEVICES &



'76

N° DE ITENS POR CI:

2

TYPES SN5476, SN54LS76A, SN7476, SN74LS76A **DUAL J-K FLIP-FLOPS WITH PRESET AND CLEAR** REVISED DECEMBER 1983

- Package Options Include Plastic and Ceramic DIPs
- **Dependable Texas Instruments Quality** and Reliability

#### description

The '76 contain two independent J-K flip-flops with individual J-K, clock, preset, and clear inputs. The '76 are positive-edge-triggered flip-flops. J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS76A contain two independent negative-edgetriggered flip-flops. The J and K inputs must be stable one setup time prior to the high-to-low clock transition for predictable operation. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels as shown in the function table.

The SN5476, and the SN54LS76A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN7476 and the SN74LS76A are characterized for operation from 0°C to 70°C.

SN5476, SN54LS76A . . . J OR W PACKAGE SN7476 ... J OR N PACKAGE SN74LS76A ... D, J OR N PACKAGE (TOP VIEW)

1CLK	1	U16 1K
1 PRE	2	15 10
1 CLR	3	14 🛛 1 🖸
1 J	4	13 GND
v <sub>cc</sub> [	5	12 2K
2CLK	6	11 20
2 PREL	7	10 20
2 CLR	8	9 2J

'76 **FUNCTION TABLE** 

	IN	PUTS			OUT	PUTS
PRE	CLR	CLK	J	K	Q	ā
L	н	х	X	X	н	L
н	L	×	×	×	L	н
L.	L.	×	×	X	HT	H1
н	н	7	L	L	Ω0	$\overline{a}_0$
н	н	л	н	L	н	L
н	н	л	L	Н	L	н
Н	н	J.	н	н	TOG	GLE

'LS76A **FUNCTION TABLE** 

	IN	OUTE	UTS			
PRE	CLR	CLK	J	K	a	ā
L	н	×	X	X	н	L
H	L	×	X	×	L	H
L	L	×	×	х	H <sup>†</sup>	H <sup>†</sup>
н	н	1	L	L	α <sub>0</sub>	<u>a</u> 0
н	н	1	н	L	н	L
н	н	1	L	н	L	н
H	н	1	н	н	TOG	SLE
H	н	н	X	×	α <sub>0</sub>	$\overline{\alpha}_0$

<sup>†</sup> This configuration is nonstable; that is, it will not persist when either preset or clear returns to its inactive (high) level.

FOR CHIP CARRIER INFORMATION. CONTACT THE FACTORY

'78

N° DE ITENS POR CI:

2

#### TYPES SN54LS78A, SN74LS78A DUAL J-K FLIP-FLOPS WITH PRESET, COMMON CLOCK, AND COMMON CLEAR

REVISED DECEMBER 1983

- Package Options Include Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

#### description

The 'LS78A contain two negative-edge-triggered flipflops with individual J-K, preset inputs, and common clock and common clear inputs. The logic levels at the J and K inputs may be allowed to change while the clock pulse is high and the flip-flop will perform according to the function table as long as minimum setup and hold times are observed. The preset and clear are asynchronous active low inputs. When low they override the clock and data inputs forcing the outputs to the steady state levels as shown in the function table.

The SN54LS78A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS78A is characterized for operation from 0°C to 70°C

> FOR CHIP CARRIER INFORMATION. CONTACT THE FACTORY

SN54LS78A . . . J OR W PACKAGE SN74LS78A ... D, J OR N PACKAGE

#### (TOP VIEW)

CLK 1	U 14 1K
1 PRE 2	13 10
1143	12 10
VCC 4	11 GND
CLR 5	10 2J
2 PRE 6	9 20
2K 🗆 7	8 20

#### LS78A

	IN	OUTP	UTS			
PRE	CLR	CLK	J	K	Q	ā
L	н	×	×	×	н	L
н	L	×	×	×	L	н
L	L	×	×	×	нт	HT
H	н	1	L	L	Q <sub>0</sub>	$\overline{\alpha}_0$
H	н	4	н	L	н	L
H	н	1	L	H	L	н
н	н	4	н	н	TOG	GLE
н	н	н	×	×	00	ā

† This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.

TL DEVICES .

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Flip-flop J-K

REFERÊNCIA:

'107

N° DE ITENS POR CI:

2

TYPES SN54107, SN54LS107A, SN74107, SN74LS107A DUAL J-K FLIP-FLOPS WITH CLEAR REVISED DECEMBER 1983

 Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs

 Dependable Texas Instruments Quality and Reliablity

#### description

The '107 contain two independent J-K flip-flops with individual J-K, clock, and direct clear inputs. The '107 is a positive pulse-triggered flip-flop. The J-K input is loaded into the master while the clock is high and transferred to the slave on the high-to-low clock transition. For these devices the J and K inputs must be stable while the clock is high.

The 'LS107A contain two independent negative-edge-triggered flip-flops. The J and K inputs must be stable one setup time prior to the high-to-low clock transition for predictable operation. When the clear is low, it overrides the clock and data inputs forcing the Q output low and the  $\overline{\bf Q}$  output high.


The SN54107 and the SN54LS107A are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125  $^{\circ}\text{C}$ . The SN74107 and the SN74LS107A are characterized for operation from 0  $^{\circ}\text{C}$  to 70  $^{\circ}\text{C}$ .

SN54107. SN54LS107A... J PACKAGE SN74107... J OR N PACKAGE SN74LS107A... D. J OR N PACKAGE (TOP VIEW)

1J [	1	U14 VCC
10	2	13 1CLR
10	3	12 1CLK
1KC	4	11 2K
20	5	10 2CLR
20	6	9 2CLK
GND [	7	8 2J

SN54LS107A . . . FK PACKAGE SN74LS107A

(TOP VIEW)



NC - No internal connection

'107 FUNCTION TABLE

	INPU	OUT	PUTS		
CLR	CLK	J	K	Q	₫
L	×	×	×	L	н
н	л.	L	L	00	$\bar{a}_0$
н	л	н	L	н	L
н	JL.	L	н	L	н
н	л	H	н	TOG	GLE

'LS 107A FUNCTION TABLE

	INPU	OUT	PUTS		
CLR	CLK	J	к	Q	ō
L	×	×	×	L	н
н	4	L.	L	00	$\bar{a}_0$
H	4	H	L.	н	L
н	1	L	н	L	н
H	4	н	н	TOG	GLE
н	н	×	×	00	$\bar{a}_0$

PRODUCTION DATA
This document contains information current as
of publication date. Products conform to
specifications per the terms of Texas Instruments
standard warranty. Production processing does
not necessarily include testing of all parameters.



Flip-flop J-K

REFERÊNCIA:

'109

2

N° DE ITENS POR CI:

TYPES SN54109, SN54LS109A,

# SN74109, SN74LS109A DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

**REVISED DECEMBER 1983** 

- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs.
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain two independent  $J-\overline{K}$  positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and  $\overline{K}$  inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and  $\overline{K}$  inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by grounding  $\overline{K}$  and tying J high. They also can perform as D-type flip-flops if J and  $\overline{K}$  are tied together.

The SN54109 and SN54LS109A are characterized for operation over the full military temperature range of  $-55\,^{\circ}\text{C}$  to 125 $^{\circ}\text{C}$ . The SN74109 and SN74LS109A are characterized for operation from 0  $^{\circ}\text{C}$  to 70 $^{\circ}\text{C}$ .

FUNCTION TABLE (each flip-flop)

	IN	OUTF	UTS			
PRE	CLR	CLK	J	K	Q	ā
L	н	×	×	×	н	L
Н	L	×	X	×	L	н
L	L	×	X	X	H <sup>†</sup>	HT
н	н	1.0	L	L	L	н
H	н	1	н	L	TOGO	SLE
Н	н	1	L	н	00	<u>a</u> 0
н	н	†	н	Н	Н	L
н	н	L	x	×	00	$\overline{a}_0$


 $<sup>^{\</sup>dagger}$  The output levels in this configuration are not guaranteed to meet the minimum levels for VOH if the lows at preset and clear are near VIL maximum. Furthermore, this configuration is nonstable; that is, it will not persist when preset or clear return to their inactive (high) level.

SN54109, SN54LS109A...JORW PACKAGE SN74109...JORN PACKAGE SN74LS109A...D, JORN PACKAGE (TOP VIEW)


1CLR	ī	U16	]Vcc
1J [	2	15	]2CLR
1K [	3	14	2J
1CLK	4	13	]2K
1PRE	5	12	]2CLK
10	6	11	2PRE
10	7	10	]20
GND	8	9	]20

SN54LS109A . . . FK PACKAGE SN74LS109A

(TOP VIEW)



logic symbol



Pin numbers shown on logic notation are for D, J or N packages.

3

TTL DEVICES



'114

2

N° DE ITENS POR CI:

TYPES SN54LS114A, SN54S114A, SN74LS114A, SN74S114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

REVISED DECEMBER 1983

- Fully Buffered to Offer Maximum Isolation from External Disturbance
- Package Options Include Both Plastic and Ceramic Carriers in Addition to Plastic and Ceramic DIPs.
- Dependable Texas Instruments Quality and Reliability

#### description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the preset and clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54LS114A and SN54S114A are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to 125°C. The SN74LS114A and SN74S114A are characterized for operation from 0°C to 70°C.

#### FUNCTION TABLE

INPUTS					OUT	PUTS
PRE	CLR	CLK	J	K	Q	ā
L	H	×	X	X	н	L
н	L	×	X	X	L	н
L	L	×	Х	X	HT	HT
н	н	1	L	L	00	āo
н	н	4	Н	L	Н	L
н	н	4	L	н	L	н
н	н	4	H	н	TOO	GLE
H	н	н	×	×	00	$\overline{a}_0$


? The output levels in this configuration are not guaranteed to meet the minimum levels for  $V_{OH}$  if the lows at preset and clear are near  $V_{IL}$  minimum. Furthermore, this configuration is nonstable, that is, it will not persist when either preset or clear returns to its inactive (high) level.

#### SN54LS114A, SN54S114A ... J OR W PACKAGE SN74LS114A, SN74S114A ... D, J OR N PACKAGE (TOP VIEW)

CLR	1	U 14	□ vcc
1K	2	13	CLK
1J 🗆	3	12	□ 2K
1PRE	4	11	2J
10	5	10	2PRE
10	6	9	20
GND [	7	8	20


#### SN54LS114A, SN54S114A . . . FK PACKAGE SN74LS114A, SN74S114A

(TOP VIEW)



NC - No internal connection

#### logic symbol



Pin numbers shown on logic notation are for D, J or N packages.

TTL DEVICES

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



157

N° DE ITENS POR CI:

4

TYPES SN54157, SN54L157, SN54LS157, SN54LS158, SN54S157, SN54S158, SN74LS157, SN74LS158, SN74S157, SN74S158 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

MARCH 1974-REVISED DECEMBER 1983

- **Buffered Inputs and Outputs**
- Three Speed/Power Ranges Available

TYPES	TYPICAL AVERAGE PROPAGATION TIME	TYPICAL POWER DISSIPATION
157	9 ns	150 mW
'L157	18 ns	75 mW
'LS157	9 ns	49 mW
'S157	5 ns	250 mW
'LS158	7 ns	24 mW
'S158	4 ns	195 mW

#### applications

- **Expand Any Data Input Point**
- **Multiplex Dual Data Buses**
- Generate Four Functions of Two Variables (One Variable Is Common)
- Source Programmable Counters

#### description

These monolithic data selectors/multiplexers contain inverters and drivers to supply full on-chip data selection to the four output gates. A separate strobe input is provided. A 4-bit word is selected from one of two sources and is routed to the four outputs. The '157, 'L157, 'LS157, and 'S157 present true data whereas the 'LS158 and 'S158 present inverted data to minimize propagation delay time.

**FUNCTION TABLE** 


	INPU'	OUTP	UTY		
STROBE G	SELECT A/B			'157, 'L157, 'LS157,'S157	'LS158
н	X	X	Х	L	н
L	L	E.	×	L.	H
L	L	н	×	н	E.
L	н	×	L	L	H
L	н	×	н	н	E

H = high level, L = low level, X = irrelevant

SN54157, SN54LS157, SN54S157, SN54LS158, SN54S158 . . . J OR W PACKAGE SN54L157 ... J PACKAGE SN74157 ... J OR N PACKAGE SN74LS157, SN74S157, SN74LS158, SN74S158 . . . D, J OR N PACKAGE (TOP VIEW)

C

SN54LS157, SN54S157, SN54LS158 SN54S158, SN74LS157, SN74S157, SN74LS158, SN74S158 ... FK PACKAGE (TOP VIEW)



NC - No internal connection

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage: '157, 'L157, 'S158
'LS157, 'LS158
Operating free-air temperature range: SN54'
SN74'
Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

PRODUCTION DATA

PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Mux 4:1

REFERÊNCIA:

'153

N° DE ITENS POR CI:

2

#### TYPES SN54153, SN54LS153, SN54S153 SN74153, SN74LS153, SN74S153 **DUAL 4-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS**

DECEMBER 1972-REVISED DECEMBER 1983

- Permits Multiplexing from N lines to 1 line
- Performs Parallel-to-Serial Conversion
- Strobe (Enable) Line Provided for Cascading (N lines to n lines)
- High-Fan-Out, Low-Impedance, Totem-Pole Outputs
- Fully Compatible with most TTL Circuits

	TY	PICAL AVER	RAGE	TYPICAL
TYPE	PROPAG	SATION DEL	AY TIMES	POWER
1172	FROM	FROM STROBE	FROM	DISSIPATION
'153	14 ns	17 ns	22 ns	180 mW
'LS153	14 ns	19 ns	22 ns	31 mW
'S153	6 ns	9.5 ns	12 ns	225 mW

#### description

Each of these monolithic, data selectors/multiplexers contains inverters and drivers to supply fully complementary, on-chip, binary decoding data selection to the AND-OR gates. Separate strobe inputs are provided for each of the two four-line sections.

#### **FUNCTION TABLE**


	ECT UTS	00	DATA INPUTS STROBE OUTPU		ООТРОТ		
В	Α	CO	C1	C2	СЗ	Ğ	Y
X	X	X	X	X	X	н	L
L	L	L	X	X	×	L	L
L	L	Н	×	X	×	L	н
L	н	X	L	×	×	L	L
L	н	X	н	×	×	L	н
н	L	X	×	L	×	L	L
н	L	X	X	н	×	L	н
н	H	×	X	X	L	L	L
н	н	×	×	X	н	L	н

SN54153, SN54LS153, SN54S153 . . . J OR W PACKAGE SN74153 ... J OR N PACKAGE SN74LS153, SN74S153 ... D, J OR N PACKAGE (TOP VIEW)

1G[	ī	U <sub>16</sub>	V <sub>C</sub> C
в	2	. 15	2G
1C3 [	3	14	A
1C2	4	13	2C3
1C1	5	12	2C2
1 CO [	6	11	2C1
17	7	10	] 2C0
GND	8	9	2Y

SN54LS153, SN54S153 . . . FK PACKAGE SN74LS153, SN74S153

(TOP VIEW)



NC - No internal connection

Select inputs A and B are common to both sections. H = high level, L = low level, X = irrelevant

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage: '153, 'S153		5.5 V
Operating free-air temperature range:	SN54'	-55°C to 125°C
The second secon	SN74'	
Storage temperature range		- 65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

PRODUCTION DATA
This document contains information current as
of publication date. Products conform to these
specifications per the terms of Texas Instruments
standard warranty. Production processing does
not necessarily include testing of all parameters.



Mux 8:1 (pag. 1)

REFERÊNCIA:

151

Nº DE ITENS POR CI:

1

# TYPES SN54150, SN54151A, SN54152A, SN54LS151, SN54LS152, SN54S151, SN74150, SN74151A, SN74LS151, SN74S151 DATA SELECTORS/MULTIPLEXERS

DECEMBER 1972-REVISED DECEMBER 1983

- '150 Selects One-of-Sixteen Data Sources
- Others Select One-of-Eight Data Sources
- Performs Parallel-to-Serial Conversion
- Permits Multiplexing from N Lines to One Line
- Also For Use as Boolean Function Generator
- Input-Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL Circuits


TYPE	TYPICAL AVERAGE PROPAGATION DELAY TIME	TYPICAL POWER
	DATA INPUT TO WOUTPUT	DISSIPATION
150	13 ns	200 mW
'151A	8 ns	145 mW
'152A	8 ns	130 mW
'LS151	13 ns	30 mW
'LS152	13 ns	28 mW
'S151	4.5 ns	225 mW

#### description

These monolithic data selectors/multiplexers contain full on-chip binary decoding to select the desired data source. The '150 selects one-of-sixteen data sources; the '151A, '152A, 'LS151, 'LS152, and 'S151 select one-of-eight data sources. The '150, '151A, 'LS151, and 'S151 have a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the W output high, and the Y output (as applicable) low.


The '151A, 'LS151, and 'S151 feature complementary W and Y outputs whereas the '150, '152A, and 'LS152 have an inverted (W) output only.

The '151A and '152A incorporate address buffers which have symmetrical propagation delay times through the complementary paths. This reduces the possibility of transients occurring at the output(s) due to changes made at the select inputs, even when the '151A outputs are enabled (i.e., strobe low).




SN54151A, SN54LS151, SN54S151 . . . J OR W PACKAGE SN74151A . . . J OR N PACKAGE

SN74LS151, SN74S151 . . . D, J OR N PACKAGE




SN54LS151, SN54S151 . . . FK PACKAGE

SN74LS151, SN74S151



NC - No internal connection

SN54152A. SN54LS152 ... W PACKAGE



For SN54LS152 Chip Carrier Information, Contact The Factory.

PRODUCTION DATA
This document contains information current as
of publication date. Products conform to
specifications per the terms of Texas Instruments
standard warranty. Production processing does
not necessarily include testing of all parameters.



Mux 8:1 (pag. 2)


REFERÊNCIA:

151

N° DE ITENS POR CI:

# TYPES SN54150, SN54151A, SN54152A, SN54LS151, SN54LS152, SN54S151 SN74150, SN74151A, SN74LS151, SN74S151 DATA SELECTORS/MULTIPLEXERS

#### schematics of inputs and outputs



logic

150 **FUNCTION TABLE** 

		INF	PUT	S	ОИТРИТ	
	SEL	ECT		STROBE	W	
D	С	В	Α	Ğ	VV	
X	Х	X	X	н	н	
L	L	L	L	L	EO	
L	L	L	н	L	E1	
L	L	н	L	L	E2	
L	L	H	н	L	E3	
L	н	L	L	L	E4	
Ĺ	н	L	н	L	E5	
L	H	н	L	L	E6	
L	н	Н	н	L	E7	
н	L	L	L	L	E8	
н	L	L	н	L	E9	
н	L	н	L	L	E10	
н	L	н	н	L	E11	
н	н	L	L	L	E12	
н	н	L	н	L	E13	
н	н	н	L	L	E14	
н	н	н	н	L	E15	

'151A, 'LS151, 'S151 **FUNCTION TABLE** 

	11	OUT	PUTS		
S	ELEC	Т	STROBE		w
С	В	A	Ğ	Y	W
×	×	×	. н	L	н
L	L	L	L	DO	DO
L	L	Н	L	D1	D1
L	н	L	L	D2	D2
L	н	н	L	D3	D3
н	L	L	L	D4	<b>D</b> 4
н	L	н	E	D5	D5
н	н	L	L	D6	D6
H	н	н	11	D7	D7

 $\frac{H=high\ level,\ L=low\ level,\ X=irrelevant}{E0,\ E1\dots E15=the\ complement\ of\ the\ level\ of\ the\ respective\ E\ input}{D0,\ D1\dots D7=the\ level\ of\ the\ D\ respective\ input}$ 

'152A, 'LS152 FUNCTION TABLE

SELECT		ОИТРИТ		
C	В	Α	w	
L	L	L	DO	
L	L	H	D1	
L	н	L	D2	
L	н	н	D3	
н	L	L	D4	
н	L	н	D5	
н	н	L	D6	
н	н	н	D7	

TTL DEVICES W

'93

N° DE ITENS POR CI:

1

TYPES SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93, SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93
DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

MARCH 1974 - REVISED DECEMBER 1983

'90A, 'LS90 . . . DECADE COUNTERS

92A, LS92 . . . DIVIDE-BY-TWELVE

COUNTERS

'93A, 'LS93 . . . 4-BIT BINARY COUNTERS

TVOCO	TYPICAL
TYPES	POWER DISSIPATION
'90A	145 mW
'LS90	45 mW
'92A, '93A	130 mW
'LS92, 'LS93	45 mW

#### description

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divideby-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '90A, and 'LS90, divide-by-six for the '92A and 'LS92, and divide-by-eight for the '93A, and 'LS93,

All of these counters have a gated zero reset and the '90A, and LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the  $\rm Q_{\rm A}$  output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A, or 'LS90 counters by connecting the  $\rm Q_{\rm D}$  output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output  $\rm Q_{\rm A}$ .

SN5490A, SN54LS90 ... J OR W PACKAGE SN7490A ... J OR N PACKAGE SN74LS90 ... D, J OR N PACKAGE (TOP VIEW)

SN5492A, SN54LS92 . . . J OR W PACKAGE SN7492A . . . J OR N PACKAGE SN74LS92 . . . D, J OR N PACKAGE (TOP VIEW)

SN5493A, SN54LS93 . . . J OR W PACKAGE SN7493A . . . J OR N PACKAGE SN74LS93 . . . D, J OR N PACKAGE (TOP VIEW)

For new chip carrier design, use 'LS290, 'LS292, and 'LS293. 3

TL DEVICES

'93

N° DE ITENS POR CI:

1

TYPES SN5490A, '92A, '93A, SN54LS90, 'LS92, 'LS93, SN7490A, '92A, '93A SN74LS90, 'LS92, 'LS93 DECADE, DIVIDE-BY-TWELVE, AND BINARY COUNTERS

'90A, 'LS90 BCD COUNT SEQUENCE (See Note A)

COLINIT	OUTPUT					
COUNT	ap	ac a		QA		
0	L	L	L	L		
1	L	L	L	н		
2	L	L	Н	L		
3	L	L	н	н		
4	L	н	L	L		
5	L	Н	L	н		
6	L	H	H	L		
7	L	н	н	н		
8	н	L	L	L		
9	н	L	L	н		

'92A, 'LS92 COUNT SEQUENCE (See Note C)

COUNT	OUTPUT					
COUNT	$Q_D$	QC	QB	QA		
0	L	L	L	L		
1	L	L	L	H		
2	L	L	Н	L		
3	L	L	Н	н		
4	L	н	L	L		
5	L	н	L	н		
6	н	L	L	L		
7	н	L	L	н		
8	н	L	н	L		
9	н	L	Н	н		
10	н	н	L	L		
11	н	н	L	н		

'92A, 'LS92, '93A, 'LS93 RESET/COUNT FUNCTION TABLE

RESET INPUTS		OUTPUT			
R <sub>0(1)</sub>	R <sub>0(2)</sub>	a <sub>D</sub>	ac	QB	QA
н	Н	L	L	L	L
L	×	COUNT			
×	L	COUNT			

NOTES: A. Output  $Q_A$  is connected to input CKB for BCD count.

- Output Q<sub>D</sub> is connected to input CKA for bi-quinary count.
- C. Output QA is connected to input CKB.
- D. H = high level, L = low level, X = irrelevant

'90A, 'LS90 BI-QUINARY (5-2)

COUNT	OUTPUT					
COUNT	QA	QD	ac	QB		
0	L	L	L	L		
1	L	L	L	H		
2	L	L	H	L		
3	L	L	н	Н		
4	L	н	L	L		
5	н	L	L	L		
6	н	L	L	Н		
7	н	L	H	L		
8	н	L	H	Н		
9	н	н	L	L		

'90A, 'LS90

RESET/COUNT FUNCTION TABLE

RESET INPUTS				OUTPUT			
R <sub>0(1)</sub>	R <sub>0(2)</sub>	Rg(1)	R9(2)	QD	$\alpha_{C}$	QB	QA
н	н	L	×	L	L	L	L
н	н	×	L	L	L	L	L
×	×	H.	H	H	L	L	H
×	L	×	L	COUNT			
L	×	L	×	COUNT			
L	×	×	L	COUNT			
X	L	L	×	COUNT			

'93A, 'LS93 COUNT SEQUENCE (See Note C)

COUNT		OUT	PUT	
COON	QD	ac	QB	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	L	L
5	L	н	L	Н
6		н	н	L
7	L	н	н	н
8	н	L	L	L,
9	н	L	U	н
10	н	L	н	L
11	н	L	н	н
12	н	н	L	L
13	н	н	L	н
14	н	н	Н	L
15	н	н	н	н

TTL DEV

'163

1

N° DE ITENS POR CI:

TYPES SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

'160,'161,'LS160A,'LS161A . . . SYNCHRONOUS COUNTERS WITH DIRECT CLEAR '162,'163,'LS162A,'LS163A,'S162,'S163 . . . FULLY SYNCHRONOUS COUNTERS


- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Load Control Line
- Diode-Clamped Inputs

		TYPICAL	
TYPE	TYPICAL PROPAGATION TIME, CLOCK TO Q OUTPUT	CLOCK	TYPICAL POWER DISSIPATION
'160 thru '163	14 ns	32 MHz	305 mW
'LS162A thru 'LS163A	14 ns	32 MHz	93 mW
'S162 and 'S163	9 ns	70 MHz	475 mW

#### description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The '160,'162,'LS160A,'LS162A, and 'S162 are decade counters and the '161,'163,'LS161A,'LS163A, and 'S163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple clock) counters, however counting spikes may occur on the (RCO) ripple carry output. A buffered clock input triggers the four flip-flops on the rising edge of the clock input waveform.


SERIES 54', 54LS', 54S' ... J OR W PACKAGE SERIES 74' ... J OR N PACKAGE SERIES 74LS', 74S' ... D, J OR N PACKAGE (TOP VIEW)



NC-No internal connection

SERIES 54LS', 54S' ... FK PACKAGE SERIES 74LS', 74S'

(TOP VIEW)



NC-No internal connection

These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs. Low-to-high transitions at the load input of the '160 thru '163 should be avoided when the clock is low if the enable inputs are high at or before the transition. This restriction is not applicable to the 'LS160A thru 'LS163A or 'S162 or 'S163. The clear function for the '160, '161, 'LS160A, and 'LS161A is asynchronous and a low level at the clear input sets all four of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The clear function for the '162,'163,'LS162A,'LS163A, 'S162, and 'S163 is synchronous and a low level at the clear input sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily as decoding the maximum count desired can be accomplished with one external NAND gate. The gate output is connected to the clear input to synchronously clear the counter to 0000 (LLLL). Low-to-high transitions at the clear input of the '162 and '163 should be avoided when the clock is low if the enable and load inputs are high at or before the transition.

PRODUCTION DATA This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



FUNÇÃO: Contador (pag. 2)

REFERÊNCIA: '163

N° DE ITENS POR CI: 1

TYPES SN54160 THRU SN54163, SN54LS160A THRU SN54LS163A, SN54S162, SN54S163, SN74160 THRU SN74163, SN74LS160A THRU SN74LS163A, SN74S162, SN74S163 SYNCHRONOUS 4-BIT COUNTERS

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both count-enable inputs (P and T) must be high to count, and input T is fed forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level portion of the QA output. This high-level overflow ripple carry pulse can be used to enable successive cascaded stages. High-to-low-level transitions at the enable P or T inputs of the '160 thru '163 should occur only when the clock input is high. Transitions at the enable P or T inputs of the 'LS160A thru 'LS163A or 'S162 and 'S163 are allowed regardless of the level of the clock input.

'LS160A thru 'LS163A, 'S162 and 'S163 feature a fully independent clock circuit. Changes at control inputs (enable P or T, or load) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The 'LS160A thru 'LS163A are completely new designs. Compared to the original 'LS160 thru 'LS163, they feature O-nanosecond minimium hold time and reduced input currents  $I_{|H}$  and  $I_{|L}$ .


#### **N-BIT SYNCHRONOUS COUNTERS**


This application demonstrates how the look-ahead carry circuit can be used to implement a high-speed n-bit counter. The '160, '162, 'LS160A, 'LS162A, or 'S162 will count in BCD and the '161, '163, 'LS161A, 'LS163A or 'S163 will count in binary. Virtually any count mode (modulo-N, N<sub>1</sub>-to-N<sub>2</sub>, N<sub>1</sub>-to-maximum) can be used with this fast look-ahead circuit.

#### logic symbols

3







Pin numbers shown on logic notation are for D, J or N packages.

