LAB 2 - Combinatorial Logic

LAB 2 – combinatorial logic

LAB 2 — Combinatorial logic.

The secretive if Intelligency with the basic structure of a WHX, program and some simple combinatorial high; structures.

Beause as much as possible the code of the 1 - at this point; you don't jettly have to invent'intelligency and program and some simple combinatorial high; structures and reconstructive are variety from intelligence at the 1.2 at this point; you don't jettly large to invent'intelligency and with the program and the some simple ground or the some simple ground

Create a design, which controls the green LEDs in a following way:

Inputs		Outputs									
Btn[1]	Btn(0)	led[3]	led[2]	led[1]	led[0]	RGB-led (Id4)					
off	off	off	off	off	on	off					
off	on	off	off	on	off	Red					
on	off	off	on	off	off	Green					
on	on	on	off	off	off	Blue					

This kind of design is also called a binary decoder – a counter-function for binary encoder (also known as priority encoder), it can be used for example to craze an address decoder for 4 memory banks, where the 2 inputs are 2 most agenticant address bits and the 4 outputs are "enable" signals for the memory decision. As we are put controlling or as a proper decision of the country of the count



Espand: the design in a following way:

When switch 0 (swd) is off, ACB 4ed 5 immins off.

When switch 0 (swd) is off, ACB 4ed 5 immins off.

When switch 0 (swd) is on, ACB 4ed 5 is it is ACB 5ed 4.

When switch 1 (swl) is in, Coverage everything to that all channels of RCB 4ed 5 are on (it turns white).

This has a little bit how to utilize the "others" layered in a most effective.

Playing with some basic logic gates (using logic primi Erpand the design so that LEDs 0-3 work in a following way:

When switch 1 is off, LEDs 0-3 acts as earlier
When switch 1 is on, LEDs 0-3 acts as in table below:

Inp	uts	Outputs											
Btn[1]	Btn[0]	le d[3]	led[2]	led[1]	led[0]								
0		1	0	0	0								
0		1 1	1	1	0								
1		1	1	1	0								
1		. 0	1	0	1								

Logic Gates

Name	NOT A		AND A8		NAND		OR			NOR			XOR A®B			XNOR				
Alg, Expr.					AB															
Symbol																				
Truth		x	п		x			x	п	A	x		А	x		A	x	п		12
Table	0	1	0	0	0	0	0	1	0	0	0	0	0	1	0	0		0	0	
	1		0	1	0	0	1	1	0	1	1	0	1	0	0	1.	1	0	1	
			1	0	0	1	0	1	1	0	1	1	0	0	1	0	1	1	0	
			- 1	1	1	1.1	1		1	1	1	1.1	1	0	1	- 1		1	1	

'0' = off, '1' = on

Note: You need to keep the existing logic (2-to-4-decoder), and add another "logic block" plus a means to select between those. Try to keep as much existing code as possible, just add extra logic to the design. Now it would be a very good moment to draw a simple block diagram of your relocan

owequ.

"WITH-SELECT-tablement (= selected signal assignment) works of course, but it is a bit "overkill" for a simple 2-to 1 multiplexer. Consider using conditional signal assignment intended:
signal name = experieson 1, when condition 1 else expression 2;

Note: Do not use look-up table for above, instead figure out what is the logic function of each led and use the VHDL "keywords" for basic gates (and, or, nand etc) to implement the logic. See table of logic gates below:

(source: https://frankcomputerscience.wordpress.com/chapter-3/)

led 3 \Rightarrow \overline{AB} (MAND) Led 2 \Rightarrow \overline{AAB} (OR) Led 1 \Rightarrow $\overline{A+B}$ (OR) Led 1 \Rightarrow $\overline{A+B}$ (OD) Led 0 \Rightarrow \overline{AB} (MND)





- How many look-up-tables (LUTs) does the design use? (See synthesis/utilization report)
 look-up-tables (?)
- How many registers are used?
 In this context, register means same as flip-flop, that is, a single bit memory element. In microprocessors, registers mean a 8/16/32/64-bit register, depending on the word length of the computer architecture in question.
- 1. How many ports have you defined in the entity does it match with the reported I/O-count?

6 ports were used , 2 input and 4 output

btn: in STD_LOGIC_VECTOR(1 downto 0);
sw: in STD_LOGIC_VECTOR(1 downto 0);
led: out STD_LOGIC_VECTOR (3 downto 0);
led4_p: out STD_LOGIC;
led4_p: out STD_LOGIC;
led4_b: out STD_LOGIC

- 1. Compare the elaborated design to the synthesized design at the schematics level what is the difference?
- 5. Does the design fulfil all the timing requirements? What were those?

Once you have written answers to all of the questions above, call teacher to check your design (that is, show the demo) and the answers to the questions.