



CODASIP URISC

Instruction Set Reference

Version: 4.0.0

Release Date: March 31, 2017

Codasip uRISC – Instruction Set Reference

Copyright © 2016 Codasip. All rights reserved.

Words and logos marked with ® or ™ are registered trademarks or trademarks of Codasip in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by Codasip in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. Codasip shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by Codasip and the party that Codasip delivered this document to.

INTEGRATED 3RD PARTY SOFTWARE MODULES AND THEIR LICENSES

All integrated 3rd party software licenses are listed in the document "INTEGRATED 3RD PARTY SOFTWARE MODULES AND THEIR LICENSES" on the [Codasip Website](#).

TABLE OF CONTENTS

1	PREFACE	1
1.1	About	1
1.1.1	Intended Audience	1
1.1.2	Release Information	1
1.1.3	Product Revisions	1
1.1.4	Typographical Conventions	1
1.2	References	2
1.2.1	Other Cudasip Documents	2
1.2.2	Other References	3
1.3	Feedback	3
1.3.1	Feedback on Cudasip Products	3
1.3.2	Feedback on this Document	4
2	INSTRUCTION SET	5
2.1	Special Instructions	5
2.1.1	NOP	5
2.1.2	HALT	5
2.2	Move Instructions	6
2.2.1	MOV	6
2.2.2	MOVZ	7
2.2.3	MOVNZ	7
2.2.4	MOVSI	8
2.2.5	MOVHI	8
2.3	Arithmetic, Logic and Comparison Instructions	8
2.3.1	ADD	9
2.3.2	SUB	9
2.3.3	MUL	10
2.3.4	AND	10
2.3.5	OR	11
2.3.6	XOR	11
2.3.7	SLL	12
2.3.8	SRL	12
2.3.9	SRA	12
2.3.10	EQ	13
2.3.11	NEQ	13
2.3.12	SLT	14
2.3.13	ULT	14
2.3.14	SLE	15
2.3.15	ULE	15
2.3.16	ADDI	16
2.4	Load Instructions	16
2.4.1	LD	17
2.4.2	LDHU	17
2.4.3	LDHS	17

2.4.4	LDBU	18
2.4.5	LDBS	18
2.5	Store Instructions	19
2.5.1	ST	19
2.5.2	STB	20
2.5.3	STH	20
2.6	Jump and Call instructions	21
2.6.1	JUMP	21
2.6.2	CALL	21
2.6.3	JUMP	22
2.6.4	CALL	23
2.6.5	JUMPZ	23
2.6.6	JUMPNZ	24
3	INSTRUCTION SET LISTINGS	25
4	ANNEX: TABLES, EXAMPLES AND FIGURES	27
4.1	List of Tables	27
4.2	List of Examples	27
4.3	List of Figures	27

1 PREFACE

1.1 About

This document describes the overall architecture of the Cudasip uRISC processor, its instruction set and instruction format of each instruction. Specification of syntax, semantics, description of functionality, binary encoding and examples are provided.

1.1.1 Intended Audience

This document is intended for developers using Cudasip Studio and working with Cudasip uRISC processor. This document can be used for developing applications for Cudasip uRISC processor architecture without any prior knowledge of CodAL language.

1.1.2 Release Information

1.0.0 — Initial version

1.1.3 Product Revisions

Cudasip uRISC 4.0.0

This reference guide can be used with any version of Cudasip Studio.

1.1.4 Typographical Conventions

Table 1: Typographical conventions

Convention	Usage	Example
Capitalised	Standardized terms, defined earlier in the text or in the Glossary	Window, Project
<i>Important</i>	Important text	<i>Do not forget to ...</i>
<i>Document ref</i>	Reference to other Cudasip and non-Cudasip documents	Please refer to the <i>CodAL Language Reference Manual</i> .
Code, filenames etc.	Code, code values, Unix file names, prompts, etc.	File name <code>ca_utils.hcodal</code>
<code><abstract name></code>	Field for substitution with user data.	<code><project>/model</code>

Convention	Usage	Example
keyword	Inline references to CodAL keywords (lower case).	element, event
IDE_word	Inline references to keywords of the IDE (usually starts in upper case)	The Project Explorer window
Option→Suboption	Command path, typically starting from the main toolbar.	File → New → CodAL Project
Example	Examples - typically snippets of code.	<code>register bit[DATA_W] test;</code>
Syntax explained	Explanation of syntax	StartSection: "start" "{"

1.2 References

1.2.1 Other Cudasip Documents

Here is a complete list of the documentation for Cudasip Studio:

Guides:

Document	Description
<i>Cudasip Studio Installation Guide</i>	How to install the Cudasip Studio software package.
<i>Cudasip Studio User Guide</i>	Detailed guidance on the use of Cudasip Studio and the tools that it contains.

Reference Manuals:

Document	Description
<i>CodAL Language Reference Manual</i>	A complete presentation of the CodAL language and how to use it for writing ASIP models.
<i>Cudasip Studio Technical Reference Manual</i>	Reference information on Cudasip Studio and the tools that it contains.
<i>Cudasip Program Description Model Language Manual</i>	A complete presentation of the PDML language and how to use it for writing constraints for random applications generator.

<i>Codasip Studio Message Reference Manual</i>	A list of Cudasip errors, warnings and notes that user can encounter during his work with Cudasip Studio with descriptions, explanations, and possible solutions.
--	---

Tutorials:

Document	Description
<i>Cudasip Studio Quick Start Tutorial</i>	A step-by-step introduction to the essentials of Cudasip Studio.
<i>Cudasip Instruction Accurate Model Tutorial</i>	A step-by-step introduction to writing Instruction Accurate ASIP models in CodAL.
<i>Cudasip Compiler Generation Tutorial</i>	A step-by-step introduction to generating a C/C++ compiler from an Instruction Accurate ASIP model written in CodAL.
<i>Cudasip Cycle Accurate Model Tutorial</i>	A step-by-step introduction to writing a Cycle Accurate CodAL model.
<i>Cudasip Interrupts and Peripherals Tutorial</i>	A step-by-step introduction to adding external devices to an ASIP CodAL model.
<i>Cudasip JTAG Extension Tutorial</i>	A step-by-step introduction to Cudasip's JTAG extension.
<i>Cudasip SIMD Extension Tutorial</i>	Tutorial showing the implementation of SIMD extensions in the Cudasip uRISC
<i>Cudasip Custom Components Verification Tutorial</i>	Describes process of adding manually modified UVM test-bench for a component into the ASIP or the top-level UVM test-bench.

1.2.2 Other References

None.

1.3 Feedback

1.3.1 Feedback on Cudasip Products

If you have any comments or suggestions about Cudasip products, please contact your supplier or send an email to support@codasip.com. Give:

- The product name
- The product revision or version
- An explanation with as much information as you can provide. Include symptoms and diagnostic procedures if appropriate.

1.3.2 Feedback on this Document

If you have comments on this document, please send an email to feedback@codasip.com. Give:

- The document title and format (pdf, web page, etc)
- The chapter number, page numbers and version to which your comments apply
- A concise explanation of your comments.

Codasip also welcomes general suggestions for additions and improvements.

2 INSTRUCTION SET

The instruction set consists of 32-bit instructions. There are several instructions formats depending on the particular group in instruction set. The following sections describe each instruction format in more detail.

2.1 Special Instructions

There are two special instructions in the Cudasip uRISC instruction set. Their instruction format is depicted in the following table:

31	24	23	0
OPC		UNUSED	
8		24	

Field descriptions:

Field	Description
OPC	Operation code of instruction.
UNUSED	Unused bits, filled with zeros.

2.1.1 NOP

Instruction	NOP
Op. code	0x00
Syntax	nop
Semantics	-
Latency	1

31	24	23	0
0x00		0x0	
8		24	

Example	nop
Description	No operation. Used for inserting wait cycles.

2.1.2 HALT

Instruction	HALT
Op. code	0x01

Syntax halt
Semantics simulation_stop()
Latency 1

31	24	23	0
0x01	0x0		
8	24		

Example halt
Description This instruction stops the simulation.

2.2 Move Instructions

Instruction set contains one unconditional and two conditional instructions for moving data between registers and two instructions for moving 32-bit constant into register.

31	24	23	19	18	14	13	9	8	0
OPC	DST		SRC ₁		SRC ₂		UNUSED		
8	5		5		5		9		

Field descriptions:

Field	Description
OPC	Operation code of instruction.
DST	Destination GPR.
SRC ₁	First source GPR.
SRC ₂	Second source GPR.
UNUSED	Unused bits, filled with zeros.

2.2.1 MOV

Instruction **MOV**
Op. code 0x04
Syntax DST = mov SRC₂
Semantics DST ← SRC₂
Latency 1

31	24	23	19	18	14	13	9	8	0
0x04	DST		0x0		SRC ₂		0x0		
8	5		5		5		9		

Example $r1 = \text{mov } r2$
 Description Copies value of source SRC_2 to destination DST register.

2.2.2 MOVZ

Instruction **MOVZ**
 Op. code 0x20
 Syntax $\text{DST} = \text{movz } \text{SRC}_1, \text{SRC}_2$
 Semantics if $(\text{SRC}_1 == 0) \text{DST} \leftarrow \text{SRC}_2$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x20	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example $r1 = \text{movz } r2, r3$
 Description Copies value of source SRC_2 to destination DST register, if SRC_1 equals zero.

2.2.3 MOVNZ

Instruction **MOVNZ**
 Op. code 0x21
 Syntax $\text{DST} = \text{movnz } \text{SRC}_1, \text{SRC}_2$
 Semantics if $(\text{SRC}_1 \neq 0) \text{DST} \leftarrow \text{SRC}_2$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x21	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example $r1 = \text{movnz } r2, r3$
 Description Copies value of source SRC_2 to destination DST register, if SRC_1 does not equal zero.

31	24 23	19 18	14 13	0
OPC	SIMM	DST	SIMM	
8	5	5	14	

Field descriptions:

Field	Description
OPC	Operation code of instruction.
DST	Destination GPR.
SIMM	Signed immediate.

2.2.4 MOVSI

Instruction **MOVSI**
Op. code 0x02
Syntax DST = movsi SIMM
Semantics DST ← SIMM
Latency 1

31	24 23	19 18	14 13	0
0x02	SIMM	DST	SIMM	
8	5	5	14	

Example r1 = movsi 2
Description Moves 19-bit signed immediate operand to DST register.

2.2.5 MOVHI

Instruction **MOVHI**
Op. code 0x03
Syntax DST = movhi SIMM
Semantics DST ← SIMM[15..0] :: DST[15..0]
Latency 1

31	24 23	19 18	14 13	0
0x03	SIMM	DST	SIMM	
8	5	5	14	

Example r1 = movhi 2
Description Moves 16-bit signed immediate operand to top DST register.

2.3 Arithmetic, Logic and Comparison Instructions

There are several instructions performing typical arithmetic, logic and comparison instructions described in the following subsections.

31	24	23	19	18	14	13	9	8	0
OPC		DST		SRC ₁		SRC ₂		UNUSED	
8		5		5		5		9	

Field descriptions:

Field	Description
OPC	Operation code of instruction.
DST	Destination GPR.
SRC ₁	First source GPR.
SRC ₂	Second source GPR.
UNUSED	Unused bits, filled with zeros.

2.3.1 ADD

Instruction	ADD
Op. code	0x05
Syntax	DST = add SRC ₁ , SRC ₂
Semantics	$DST \leftarrow SRC_1 + SRC_2$
Latency	1

31	24	23	19	18	14	13	9	8	0
0x05		DST		SRC ₁		SRC ₂		0x0	
8		5		5		5		9	

Example	r1 = add r2, r3
Description	Performs addition of values in SRC ₁ and SRC ₂ GPR and stores the result in the DST GPR.

2.3.2 SUB

Instruction	SUB
Op. code	0x06
Syntax	DST = sub SRC ₁ , SRC ₂
Semantics	$DST \leftarrow SRC_1 - SRC_2$
Latency	1

31	24 23	19 18	14 13	9 8	0
0x06	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example $r1 = \text{sub } r2, r3$

Description Performs subtraction of values in SRC₁ and SRC₂ GPR and stores the result in the DST GPR.

2.3.3 MUL

Instruction **MUL**
 Op. code 0x07
 Syntax DST = mul SRC₁, SRC₂
 Semantics $\text{MUL} \leftarrow \text{SRC}_1 * \text{SRC}_2$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x07	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example $r1 = \text{mul } r2, r3$

Description Performs multiplication of values in SRC₁ and SRC₂ GPR and stores the result in the DST GPR. The result is truncated to 32 bits.

2.3.4 AND

Instruction **AND**
 Op. code 0x08
 Syntax DST = and SRC₁, SRC₂
 Semantics $\text{DST} \leftarrow \text{SRC}_1 \& \text{SRC}_2$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x08	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example	$r1 = \text{and } r2, r3$
Description	Performs logical AND of values in SRC_1 and SRC_2 GPR and stores the result in the DST GPR.

2.3.5 OR

Instruction	OR
Op. code	0x09
Syntax	$\text{DST} = \text{or } \text{SRC}_1, \text{SRC}_2$
Semantics	$\text{DST} \leftarrow \text{SRC}_1 \text{SRC}_2$
Latency	1

31	24 23	19 18	14 13	9 8	0
0x9	DST	SRC_1	SRC_2	0x0	
8	5	5	5	9	

Example	$r1 = \text{or } r2, r3$
Description	Performs logical OR of values in SRC_1 and SRC_2 GPR and stores the result in the DST GPR.

2.3.6 XOR

Instruction	XOR
Op. code	0x0A
Syntax	$\text{DST} = \text{xor } \text{SRC}_1, \text{SRC}_2$
Semantics	$\text{DST} \leftarrow \text{SRC}_1 \wedge \text{SRC}_2$
Latency	1

31	24 23	19 18	14 13	9 8	0
0x0A	DST	SRC_1	SRC_2	0x0	
8	5	5	5	9	

Example	$r1 = \text{xor } r2, r3$
Description	Performs logical exclusive-OR of values in SRC_1 and SRC_2 GPR and stores the result in the DST GPR.

2.3.7 SLL

Instruction	SLL
Op. code	0x0B
Syntax	DST= sll SRC ₁ , SRC ₂
Semantics	$DST \leftarrow SRC_1 \ll SRC_2[4..0]$
Latency	1

31	24 23	19 18	14 13	9 8	0
0x0B	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example	r1 = sll r2, r3
Description	Performs logical shift left operation of value in SRC ₁ , shift length is stored in SRC ₂ GPR. Result is stored in the DST GPR.

2.3.8 SRL

Instruction	SRL
Op. code	0x0C
Syntax	DST = srl SRC ₁ , SRC ₂
Semantics	$DST \leftarrow SRC_1 (u) \gg SRC_2[4..0]$
Latency	1

31	24 23	19 18	14 13	9 8	0
0x0C	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example	r1 = srl r2, r3
Description	Performs logical shift right operation of value in SRC ₁ with no sign extension, shift length is stored in SRC ₂ GPR. Result is stored in the DST GPR.

2.3.9 SRA

Instruction	SRA
Op. code	0x0D

Syntax $\text{DST} = \text{sra } \text{SRC}_1, \text{SRC}_2$
 Semantics $\text{DST} \leftarrow \text{SRC}_1 (s) \gg \text{SRC}_2[4..0]$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x0D	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example $r1 = \text{sra } r2, r3$
 Description Performs arithmetic shift right operation of value in SRC₁ with sign extension, shift length is stored in SRC₂ GPR. Result is stored in the DST GPR.

2.3.10 EQ

Instruction **EQ**
 Op. code 0x1A
 Syntax $\text{DST} = \text{eq } \text{SRC}_1, \text{SRC}_2$
 Semantics $\text{DST} \leftarrow (\text{SRC}_1 == \text{SRC}_2)$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x1A	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example $r1 = \text{eq } r2, r3$
 Description Sets value of DST GPR to non-zero when SRC₁ and SRC₂ GPR are equal, otherwise DST GPR is set to zero value.

2.3.11 NEQ

Instruction **NEQ**
 Op. code 0x1B
 Syntax $\text{DST} = \text{neq } \text{SRC}_1, \text{SRC}_2$
 Semantics $\text{DST} \leftarrow (\text{SRC}_1 \neq \text{SRC}_2)$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x1B	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example $r1 = neq\ r2, r3$

Description Sets value of DST GPR to non-zero when SRC₁ and SRC₂ GPR are not equal, otherwise DST GPR is set to zero value.

2.3.12 SLT

Instruction **SLT**
 Op. code 0x1C
 Syntax DST= slt SRC₁,SRC₂
 Semantics $DST \leftarrow (SRC_1(s) < SRC_2)$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x1C	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example $r1 = slt\ r2, r3$

Description Performs signed comparison of values stored in SRC₁ GPR and SRC₂ GPR. If value in SRC₁ GPR is lower than value stored in SRC₂ GPR, DST GPR is set to non-zero value. Otherwise it is set to zero.

2.3.13 ULT

Instruction **ULT**
 Op. code 0x1D
 Syntax DST= ult SRC₁,SRC₂
 Semantics $DST \leftarrow (SRC_1(u) < SRC_2)$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x1D	DST	SRC ₁	SRC ₂	0x0	
8	5	5	5	9	

Example	$r1 = \text{ult } r2, r3$
Description	Performs unsigned comparison of values stored in SRC_1 GPR and SRC_2 GPR. If value in SRC_1 GPR is lower than value stored in SRC_2 GPR, DST GPR is set to non-zero value. Otherwise it is set to zero.

2.3.14 SLE

Instruction	SLE
Op. code	0x1E
Syntax	$\text{DST} = \text{sle } \text{SRC}_1, \text{SRC}_2$
Semantics	$\text{DST} \leftarrow (\text{SRC}_1 (s) \leq \text{SRC}_2)$
Latency	1

31	24 23	19 18	14 13	9 8	0
0x1E	DST	SRC_1	SRC_2	0x0	
8	5	5	5	9	

Example	$r1 = \text{sle } r2, r3$
Description	Performs signed comparison of values stored in SRC_1 GPR and SRC_2 GPR. If value in SRC_1 GPR is lower than or equal to the value stored in SRC_2 GPR, DST GPR is set to non-zero value. Otherwise it is set to zero.

2.3.15 ULE

Instruction	ULE
Op. code	0x1F
Syntax	$\text{DST} = \text{ule } \text{SRC}_1, \text{SRC}_2$
Semantics	$\text{DST} \leftarrow (\text{SRC}_1 (u) \leq \text{SRC}_2)$
Latency	1

31	24 23	19 18	14 13	9 8	0
0x1F	DST	SRC_1	SRC_2	0x0	
8	5	5	5	9	

Example	$r1 = \text{ule } r2, r3$
Description	Performs unsigned comparison of values stored in SRC_1 GPR and

SRC₂ GPR. If value in SRC₁ GPR is lower than or equal to the value stored in SRC₂ GPR, DST GPR is set to non-zero value. Otherwise it is set to zero.

2.3.16 ADDI

Instruction	ADDI
Op. code	0x24
Syntax	DST = addi SRC ₁ , SIMM
Semantics	DST ← SRC ₁ + (int19)SIMM
Latency	1

31	24 23	19 18	14 13	9 8	0
0x24	SIMM	SRC ₁	DST	SIMM	
8	5	5	5	9	

Example r1 = addi r2, 3

Description 19-bit immediate value is sign extended to 32 bits and the result is added with the content of register SRC GPR. Result is written into the DST GPR.

2.4 Load Instructions

This group contains instructions used to load words, halfwords or bytes of data from memory. Load instructions must access aligned addresses when a block larger than one byte is accessed.

31	24 23	19 18	14 13	9 8	0
OPC	SIMM	SRC ₁	DST	SIMM	
8	5	5	5	9	

Field descriptions:

Field	Description
OPC	Operation code of instruction.
DST	Destination GPR.
SRC ₁	Value of source GPR is used as base address.
SIMM	Signed immediate.

2.4.1 LD

Instruction	LD
Op. code	0x0E
Syntax	$DST = Id [SRC_1 + SIMM]$
Semantics	$DST \leftarrow mem[SRC_1 + (int14)SIMM]$
Latency	2

31	24 23	19 18	14 13	9 8	0
0x0E	SIMM	SRC_1	DST	SIMM	
8	5	5	5	9	

Example	$r1 = Id [r2 + 0]$
Description	This instruction loads a 32-bit word from memory. The access address must be aligned to 4 bytes, i.e. the lowest 2 bits of must be zeros.

2.4.2 LDHU

Instruction	LDHU
Op. code	0x10
Syntax	$DST = ldhu [SRC_1 + SIMM]$
Semantics	$DST \leftarrow mem[SRC_1 + (int14)SIMM].subblock(0, 2)$
Latency	2

31	24 23	19 18	14 13	9 8	0
0x10	SIMM	SRC_1	DST	SIMM	
8	5	5	5	9	

Example	$r1 = ldhu [r2 + 0]$
Description	This instruction loads an unsigned half-word from memory. The access address must be aligned to 2 bytes, i.e. the lowest bit of address must be zero.

2.4.3 LDHS

Instruction	LDHS
Op. code	0x0F

Syntax $DST = ldhs [SRC_1 + SIMM]$
 Semantics $DST \leftarrow (int32)mem[SRC_1 + (int14)SIMM].subblock(0, 2)$
 Latency 2

31	24 23	19 18	14 13	9 8	0
0x0F	SIMM	SRC ₁	DST	SIMM	
8	5	5	5	9	

Example $r1 = ldhs [r2 + 0]$
 Description This instruction loads a signed half-word from memory. The access address must be aligned to 2 bytes, i.e. the lowest bit of address must be zero.

2.4.4 LDBU

Instruction **LDBU**
 Op. code 0x12
 Syntax $DST = ldbu [SRC_1 + SIMM]$
 Semantics $DST \leftarrow mem[SRC_1 + (int14)SIMM].subblock(0, 1)$
 Latency 2

31	24 23	19 18	14 13	9 8	0
0x18	SIMM	SRC ₁	DST	SIMM	
8	5	5	5	9	

Example $r1 = ldbu [r2 + 0]$
 Description This instruction loads an unsigned byte from memory. The access address does not have to be aligned.

2.4.5 LDBS

Instruction **LDBS**
 Op. code 0x13
 Syntax $DST = ldbs [SRC_1 + SIMM]$
 Semantics $DST \leftarrow (int32)mem[SRC_1 + (int14)SIMM].subblock(0, 1)$
 Latency 2

31	24 23	19 18	14 13	9 8	0
0x13	SIMM	SRC ₁	DST	SIMM	
8	5	5	5	9	

Example $r1 = \text{ldbs } [r2 + 0]$

Description This instruction loads a signed byte from memory. The access address does not have to be aligned.

2.5 Store Instructions

This group contains instructions used to store words, half-words or bytes of data to memory.

31	24 23	19 18	14 13	9 8	0
OPC	SIMM	SRC ₁	SRC ₂	SIMM	
8	5	5	5	9	

Field descriptions:

Field	Description
OPC	Operation code of instruction.
SRC ₁	Source GPR used as base address.
SRC ₂	Source GPR from which the value is stored to the memory.
SIMM	Signed immediate.

2.5.1 ST

Instruction **ST**
 Op. code 0x13
 Syntax $\text{st SRC}_2, [\text{SRC}_1 + \text{SIMM}]$
 Semantics $\text{mem}[\text{SRC}_1 + (\text{int14})\text{SIMM}] \leftarrow \text{SRC}_2$
 Latency 1

31	24 23	19 18	14 13	9 8	0
0x13	SIMM	SRC ₁	SRC ₂	SIMM	
8	5	5	5	9	

Example $\text{st } r1, [r2 + 0]$

Description This instruction stores a word to memory. The access address must be aligned to 4 bytes, i.e. the lowest 2 bits of access address must be zero.

2.5.2 STB

Instruction **STB**
Op. code 0x15
Syntax stb SRC₂, [SRC₁ + SIMM]
Semantics mem[SRC₁ + (int14)SIMM].subblock(0, 1) ← (uint8)SRC₂
Latency 1

31	24 23	19 18	14 13	9 8	0
0x13	SIMM	SRC ₁	SRC ₂	SIMM	
8	5	5	5	9	

Example stb r1, [r2 + 0]

Description This instruction stores a byte to memory. The access address does not have to be aligned.

2.5.3 STH

Instruction **STH**
Op. code 0x14
Syntax sth SRC₂, [SRC₁ + SIMM]
Semantics mem[SRC₁ + (int14)SIMM].subblock(0, 2) ← (uint16)SRC₂
Latency 1

31	24 23	19 18	14 13	9 8	0
0x14	SIMM	SRC ₁	SRC ₂	SIMM	
8	5	5	5	9	

Example sth r1, [r2 + 0]

Description This instruction stores a half-word to memory. The access address must be aligned to 2 bytes, i.e. the lowest bit of address must be zero.

2.6 Jump and Call instructions

Instructions in this group are used to modify the control flow of the program. These instructions use immediate operands as absolute addresses to modify the content of the program counter.

31	24 23	0
OPC	ABS_ADDR	
8	24	

Field descriptions:

Field	Description
OPC	Operation code of instruction.
IMM	Unsigned immediate.

2.6.1 JUMP

Instruction	JUMP
Op. code	0x16
Syntax	jump
Semantics	$PC \leftarrow (\text{uint24})\text{ABS_ADDR}$
Latency	1

31	24 23	0
0x16	ABS_ADDR	
8	24	

Example	jump \$label
Description	New program counter value is set to an absolute address.

2.6.2 CALL

Instruction	CALL
Op. code	0x17
Syntax	call ABS_ADDR
Semantics	$R3 \leftarrow PC + 4;$ $PC \leftarrow (\text{uint24})\text{ABS_ADDR}$
Latency	1

31	24	23	0
0x17	ABS_ADDR		
8	24		

Example call \$main

Description Return address is stored to GPR R3. Program counter is set to absolute address and the next instruction to be executed will be fetched from the updated address in the program counter.

31	24	23	14	13	9	8	0
OPC	UNUSED		SRC ₂		UNUSED		
8	10		5		9		

Field descriptions:

Field	Description
OPC	Operation code of instruction.
SRC ₂	Source GPR.
UNUSED	Unused bits, filled with zeros.

2.6.3 JUMP

Instruction **JUMP**

Op. code 0x18

Syntax jump SRC₂

Semantics PC ← SRC₂

Latency 1

31	24	23	14	13	9	8	0
0x18	0x0		SRC		0x0		
8	10		5		16		

Example jump r1

Description Program counter is set to address stored in register SRC GPR.

2.6.4 CALL

Instruction	CALL
Op. code	0x19
Syntax	call SRC ₂
Semantics	R31 ← PC + 4; PC ← SRC ₂
Latency	1

31	24 23	14 13	9 8	0
0x19	0x0	SRC ₂	0x0	
8	10	5	16	

Example	call r1
Description	Return address is stored to GPR R3. Program counter is set to address stored in SRC ₂ GPR and the next instruction to be executed will be fetched from the updated address in the program counter.

31	24 23	19 18	14 13	9 8	0
OPC	REL_ADDR	SRC ₁	UNUSED	REL_ADDR	
8	5	5	5	9	

Field descriptions:

Field	Description
OPC	Operation code of instruction.
SRC ₁	Condition GPR.
UNUSED	Unused bits, filled with zeros.
REL_ADDR	Relative address of jump destination. A signed value of the address of label is read by the assembler. Value of program counter is subtracted and the result is stored in binary coding.

2.6.5 JUMPZ

Instruction	JUMPZ
Op. code	0x22
Syntax	jumpz SRC ₁ , REL_ADDR
Semantics	if (SRC ₁ == 0) PC ← PC + (int14)REL_ADDR

Latency 1

31	24	23	19	18	14	13	9	8	0
0x22	REL_ADDR			SRC ₁		UNUSED		REL_ADDR	
8	5			5		5		9	

Example `jumpz r1, $label`

Description If the value of GPR SRC₁ equals zero, the value of relative address is added to current program counter value incremented by 4 and jump is performed. If the condition is not met the program counter is incremented to address of next instruction following the conditional JUMPZ instruction. When instruction is fetched the program counter is immediately incremented to address of the next instruction.

2.6.6 JUMPNZ

Instruction **JUMPNZ**

Op. code 0x23

Syntax `jumpnz SRC1, REL_ADDR16`

Semantics `if (SRC1 != 0) PC ← PC + (int14)REL_ADDR\`

Latency 1

31	24	23	19	18	14	13	9	8	0
0x23	REL_ADDR			SRC ₁		UNUSED		REL_ADDR	
8	5			5		5		9	

Example `jumpnz r1, $label`

Description If the value of GPR SRC₁ is other than to zero, the value of relative address is added to the current program counter value incremented by 4 and jump is performed. If the condition is not met the program counter is incremented to the address of the next instruction following the conditional JUMPNZ instruction. When instruction is fetched the program counter is immediately incremented to address of the next instruction.

3 INSTRUCTION SET LISTINGS

OPCODE	INSTRUCTION PARAMETERS				SYNTAX
0x00	UNUSED:24				nop
0x01	UNUSED:24				halt
0x02	SIMM:5	DST:5	SIMM:14		DST = movsi SIMM
0x03	SIMM:5	DST:5	SIMM:14		DST = movhi SIMM
0x04	DST:5	UNUSED:5	SRC ₂ :5	UNUSED:9	DST = mov SRC ₂
0x05	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = add SRC ₁ , SRC ₂
0x06	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = sub SRC ₁ , SRC ₂
0x07	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = mul SRC ₁ , SRC ₂
0x08	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = and SRC ₁ , SRC ₂
0x09	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = or SRC ₁ , SRC ₂
0x0A	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = xor SRC ₁ , SRC ₂
0x0B	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = sll SRC ₁ , SRC ₂
0x0C	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = srl SRC ₁ , SRC ₂
0x0D	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = sra SRC ₁ , SRC ₂
0x0E	SIMM:5	SRC ₁ :5	DST:5	SIMM:9	DST = ld [SRC ₁ +SIMM]
0x0F	SIMM:5	SRC ₁ :5	DST:5	SIMM:9	DST = ldhs [SRC ₁ +SIMM]
0x10	SIMM:5	SRC ₁ :5	DST:5	SIMM:9	DST = ldhu [SRC ₁ +SIMM]
0x11	SIMM:5	SRC ₁ :5	DST:5	SIMM:9	DST = ldbs [SRC ₁ +SIMM]
0x12	SIMM:5	SRC ₁ :5	DST:5	SIMM:9	DST = ldbu [SRC ₁ +SIMM]
0x13	SIMM:5	SRC ₁ :5	SRC ₂ :5	SIMM:9	st SRC ₂ , [SRC ₁ +SIMM]
0x14	SIMM:5	SRC ₁ :5	SRC ₂ :5	SIMM:9	sth SRC ₂ , [SRC ₁ +SIMM]
0x15	SIMM:5	SRC ₁ :5	SRC ₂ :5	SIMM:9	stb SRC ₂ , [SRC ₁ +SIMM]
0x16	ABS_ADDR:24				jump ABS_ADDR
0x17	ABS_ADDR:24				call ABS_ADDR
0x18	UNUSED:10		SRC ₂ :5	UNUSED:9	jump SRC ₂
0x19	UNUSED:10		SRC ₂ :5	UNUSED:9	call SRC ₂
0x1A	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = eq SRC ₁ , SRC ₂
0x1B	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = neq SRC ₁ , SRC ₂
0x1C	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = slt SRC ₁ , SRC ₂
0x1D	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = ult SRC ₁ , SRC ₂
0x1E	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = sle SRC ₁ , SRC ₂
0x1F	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = ule SRC ₁ , SRC ₂
0x20	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = movz SRC ₁ , SRC ₂

OPCODE	INSTRUCTION PARAMETERS				SYNTAX
0x21	DST:5	SRC ₁ :5	SRC ₂ :5	UNUSED:9	DST = movnz SRC ₁ , SRC ₂
0x22	REL_ADDR:5	SRC ₁ :5	UNUSED:5	REL_ADDR:9	jumpz SRC ₁ , REL_ADDR
0x23	REL_ADDR:5	SRC ₁ :5	UNUSED:5	REL_ADDR:9	jumpnz SRC ₁ , REL_ADDR
0x24	SIMM:5	SRC ₁ :5	DST:5	SIMM:9	DST = addi SRC ₁ , SIMM

4 ANNEX: TABLES, EXAMPLES AND FIGURES

4.1 List of Tables

Table 1: Typographical conventions	1
--	---

4.2 List of Examples

4.3 List of Figures
