## **CMPE-530/630 Digital IC Design Project Rubric**

Component	Description	Percentage
Design	Group has proposed a detailed design methodology	30%
Methodology	(algorithm, architecture) and has justified decisions	
	with analysis of tradeoffs between complexity, area,	
	power, speed, etc.	
Functional	Group proves that their design works by showing the	25%
Results and	qualitative (edges) and quantitative (accuracy) results	
Analysis	of all test images for i.) MATLAB, ii.) pre-layout, and	
	iii.) post-layout designs	
Timing,	Group has analyzed the timing, power consumption,	20%
power, and	and area (post-layout only) of their design for i.) pre-	
area	layout and ii.) post-layout designs.	
results/analysis		
Project Report	Group has documented their project using the lab report	25%
	template.	

## **Demo checkoff**:

Component	Comments	Checkoff
Detailed block diagram of design. Be		
prepared to discuss justifications for design		
choices such as		
<ul> <li>Handling of fixed-point</li> </ul>		
Architecture		
<ul> <li>Activation function implementation</li> </ul>		
<ul> <li>Challenges</li> </ul>		
<ul> <li>Optional design feature (grad</li> </ul>		
students)		
Quickly discuss all HDL code, approach to		
making it generic, style (behavioral,		
structural, etc.), testbench, and any custom		
scripts.		
All functional results on test images from		
MATLAB, pre-layout HDL (synthesized)		
<ul> <li>Show edge-detected images</li> </ul>		
Show accuracy		
Show schematic and layout of synthesized		
design.		
Show latency, throughput, power		
consumption, and area (post-layout only) for		
i.) pre-layout and ii.) post-layout designs.		