(14	17-	
35101		DS ENO ORMANIZATION A DATE:
	*	Penipheral devices:
	_9	A periphenal device is defined as
Annual Control of the		the device which provides input/output
S		functions for a computer. A peripheral
		device is a device that is connected to a computer system but is not part of
AL POSTAL PORT	1	The core computer system architecture.
ACCESS OF THE PARTY OF THE PART		The case compared agreement of
	×	Classification of Peripheral devices:-
		It is generally classified into 3 basic
6)		categories:
	- 11	Input Devices:
		Example:
	9	Keyboard, mouse, scanner, microphone of
	9.	Output Devices!
39	_	Oxample:-
		Monitor, headyshone, printer etc.
	-	0, 0, 0
	3.	Storage Devices!
		Example:
5	$-\parallel$	External Hard disk, magnetic tape, pen drive
	16	etc.
		65.
-*	+ 0	Advantage of Peripheral Devices:
<u></u>	3	If is taking for helpful for taking input
	#	very easily.
73		92,

St is used to synchornize the speed of OPU

With respect to input-output devices.

It selects the input-output device which is

apperapriate for the interpretation.

It is capable of providing signals like control

		ii .			
851		85	del	AS PAGE:	
		5	C CD 11.1	CS /	
	Can	and timin	Various proox	detectors	ineida
	1	Inene are	serial data	into conall	00
-		•		Truo paraza	
5		dota and	vice-versa,	de into sonal	100
9		It also con	vert digital do	sta tros anas	3
		signal and	vice-versa.	68	
		1			0
, A	*	Interrupt:	9	1 11 1	0
	$\hookrightarrow$	An interru	ept is a signo	I that negu	ests
		the processor	to suspend	its current	
93		execution as	nd service It	e occurred	
		interoupt.	60/	0/	
1			Co	C3.	
	<u>Q</u>	To sorvice	the interrupt	the onocess	or
			e cornesponding		
		service no	utine (ISR).		Ti. *
9.5		0	0.9	0. "	
/	(ب	Althor the	execution of	TEP the r	Sto cellor
		The Hard	execution of	4	1.10
	(4)		execusion of	The dispen	
		program.			
	, ,	1, 1,	0 1 6 1		
92.		Interrupt is	s of two type	3:- 98.	
/	$-\omega$	Hardware i			
			Maskable &	(5)	- ()
			Mon-Maskable	<u>(1)</u>	(0)
	1	Software into		71	
				of the second	
92,		Ex	eption ception	92,	
/	11	0,/	0,/	-0,/	
	11				

120	(5)
	DATE:
0	Hand ware interrupt:
	grequest from an external. I/O device, it is termed as b/12 interrupt.
	grequest from an external. I/O device, it is
-	termed as b/12 interrupt.
0	
0	Maskable sinterrupt: The how interrupt that
	can be ignored or delayed
	for sometime. If the processor is executing
	tor sometime. If the processor is executing a program with higher priority.
-	
6	The state of the s
	At a same which he
	ignored not delayed and must immediately be
	ignored now delayed and must immediately be surviced by the processor are termed as non-
	maskable interrupt.
6	Soltions istory + 1
	Softmare interrupt:— The interrupt that occur when condition
	is met or a system call occurs. This
	interrupt signal is generated by the s/w
	proprams.
	pragrans.
(a)	Normal interoupt: The interoupt that is
	could by the SID
	instruction or system call is called normal
The second secon	coltions intermed
	Normal interoupt!— The interoupt that is caused by the S/D instruction or system call is called normal software interrupt.
Q.	93.
	60/60/60/

Desception: It is an unplanted interruption while executing a program. Ex: while executing a principal is got a value that is divided by zero is called an exception.  * Priority interrupt:  A priority interrupt is an interrupt which gets service on the basks of its priority:  The system has authority to decide which conditions are allowed to interrupt the computer some other execution is going  When two ax more devices interrupt the computer simultaneously, the computer services the device with the higher priority tiret.  (Generally, devices with high speed transper such as magnetic disks are given high priority and slow devices such as keyboards are given low priority.		Q DATE SALL
interruption while executing a program. Ex: while executing a program, if we got a value othat is divided by zero is called an exception.  * Priority interrupt:  A priority interrupt is an interrupt which gets service on the basis of its priority:  The system has authority to decide which conditions are allowed to interrupt the CPU, while some other execution is coing.  When two ex more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.  (renerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices.	92,	S DATE STATE
interruption while executing a program. Ex: while executing a program, if we got a value that is divided by zero is called an exception.  * Priority interrupt:  * Priority interrupt is an interrupt which gets service on the basis of its priority:  The system has authority to decide which conditions are allowed to interrupt the computer simultaneously, the computer services interrupt the computer simultaneously, the computer services the device with the higher priority tirest.  (renerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices such as keyboards are given low	6	Proception: Dis an unplanned
priogram, it we got a value that is divided by zero is called an exception.  * Priority interrupt!  A priority interrupt is an interrupt which gets service on the basis of its priority.  The system has authority to decide which conditions are allowed to interrupt the CPU, while some other execution is going.  When two ox more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.  (renerally, devices with high excel transfer such as magnetic disks are given high priority and slow devices		interruption while executing
* Priority interrupt is an interrupt which gets service on the basis of its priority:  The system has authority to decide which conditions are allowed to interrupt the CPU, while some other execution is going.  When two ox more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.  (nenerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices		a propram. Ex! while executing a
* Priority interrupt is an interrupt which gets service on the basis of its priority:  The system has authority to decide which conditions are allowed to interrupt the CPU, while some other execution is going.  When two ox more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.  (nenerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices		program, if we got a value that is
A priority interrupt is an interrupt which gets service on the basis of its  priority:  The system has authority to decide which conditions are allowed to interrupt the CPU, while some other execution is point When two ox more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.  (nenerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices  such as keyboards are given low	92,	divided by zono is called an exception.
A priority interrupt is an interrupt which gets service on the basis of its  priority:  The system has authority to decide which conditions are allowed to interrupt the CPU, while some other execution is point When two ox more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.  (nenerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices  such as keyboards are given low	*	Priority interpust!
which gets service on the basis of 118  priority.  The system has authority to decide which  conditions are allowed to interrupt the  CPU, while some other execution is going.  When two ox more devices interrupt the  computer simultaneously, the computer  services the device with the higher priority  first.  (nenerally, devices with high speed  transfer such as magnetic disks are  given high priority and slow devices  such as keyboards are given low		
which gets service on the basis of 118  priority.  The system has authority to decide which  conditions are allowed to interrupt the  CPU, while some other execution is going.  When two ox more devices interrupt the  computer simultaneously, the computer  services the device with the higher priority  first.  (nenerally, devices with high speed  transfer such as magnetic disks are  given high priority and slow devices  such as keyboards are given low	(ب	A priority interrupt is an interrupt
Drionity:  The system has authority to decide which conditions are allowed to interrupt the CPU, while some other execution is going.  When two ox more devices interrupt the computer simultaneously, the computer services the device with the higher priority first.  (renerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices such as keyboards are given low		which gets service on the basis of its
CPV, while some nather execution is going.  When two ox more devices intermupt the computer simultaneously, the computer services the device with the higher priority tinst.  (nenerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices such as keyboards are given low.	98,	
CPV, while some nather execution is going.  When two ox more devices intermupt the computer simultaneously, the computer services the device with the higher priority tinst.  (nenerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices such as keyboards are given low.	,/	Col Col
CPV, while some nather execution is going.  When two ox more devices intermupt the computer simultaneously, the computer services the device with the higher priority tinst.  (nenerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices such as keyboards are given low.	<u></u>	The system has authority to decide which
When two ox more desices interrupt the computer simultaneously, the computer services the device with the higher priority tirest.  Scenerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices such as keyboards are given low		conditions are allowed to intervult the
computer simultaneously, the computer services the device with the higher priority tirest.  Senerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices such as keyboards are given low		CPU, while some other execution is going
computer simultaneously, the computer services the device with the higher priority tirest.  Senerally, devices with high speed transfer such as magnetic disks are given high priority and slow devices such as keyboards are given low	5	
cremerally, devices with high speed  transfer such as magnetic disks are given high priority and slow devices  such as keyboards are given low	0,0	
Siret.  Senerally, devices with high speed  transfer such as magnetic disks are given high priority and slaw devices  such as keyboards are given low		computer simultaneously, the computer
(nenerally, devices with high speed  transfer such as magnetic disks are given high priority and slow devices  such as keyboards are given low		services the device with the higher priority
given high priority and slow devices  such as keyboards are given low		finst.
given high priority and slow devices  such as keyboards are given low	C(C)	Generally, devices with high speed
such as keyboards are given low	0,	transfer such as magnetic disks are
such as keyboards are given low		given high priority and slow devices
priority.		
		priority.
98, 98, 98,	8	451
	, /	0/ 0/

DATE: \_\_/\_\_/
PAGE: \_\_\_/

Interrupt handling: After every insta cycle the processor will then next inst" cycle will be executed. It there is an interrupt present then it will trugger or call the interrupt handler, the handler will stop the present inst nohich is executing and save the configuration in nogister, and load the program counter by interrupt location. After processing the interrupt by the processor, interrupt handler will load the instr & its configuration from saved negister process will start its processing where it's left. The interrupt handler is also called ISR. There wire different types of interrupt handler which will handle different interrupt For example: - for clock in system will have its own interrupt handler, keyboard will have ISR handles both moskable & non-maskable interrupt. All the processes which are performed by an interrupt handler are called interrupt handling.

851	del	ACT	DATE	second december because
in the second se	Modes	of data trian	Show!	County to revise special services and services are services and services are services and services and services and services are services are services and services are servic
1 TO STATE OF THE PROPERTY OF	Date	T/O devices	The memor	sy O
S COV as an	in varile	ty of modes.		MEMORINAL SECTION OF THE SECTION OF
Injen madin	DO Int	grammed I/O www.get inidiate.	d 110	
	(B) Dix	ed Memory 1	Ocess (DM	11)
	1	Jemory	Tery!	
75	0,1		ATTO 1	Account of the section of the sectio
	Perogram	Googammed Ilo	op <sup>n</sup> s are	nesull
8	Ag I/O propram	inst's written	in comput	r,
3/	0	0/		1
	an 7/0	inst" in the pr	opram to a	11088
		or memory.		
	In this, constant	to transfer dad monitoring of	7 the CPU	nequires
		19		
	Here, CPO	makes a neg program loop	called poll	(Mg)
. 92,	96	96,	95,	
<i>J</i> .	~ U .	~ U '	~ U '	

until the I/O devices is neady too data transfer. [The I/O devices takes no further action to alert the CPU.] Disadvantage: This is sime consuming process since it Keep EPV busy . To avoid this problem interrupt inidiated I/O mode is cused. Flow chart CPU sends read request to device NOT ready CPU waits for device Ready CPU reads word from device CPU writes word to main memory Done No Yes Next inst

	0	Interrupt Instituted I/O:
	0	In this instead of continues
		manistaring of CPU interface will be
		informed to issue an interrupt request
72.		signal, when I/O is free.
		0/ 0/
		Mennishile, OPV processes the other
		program l'interface keep monitoring
		the device.
(3)		19h. Jaira & made tox data termeter.
/		When device is roady for data transfer, interface guerates interrupt request
		Contract grants in the
	2	After offling external interrupt signal, the
		After getting external interrupt signal, the CPU stops the task it is performing,
6		process the I/O data transfer & then
<u>),                                     </u>		resumes the original task it: was
		performing.
	-(4)	
		Advantage of this is, the wait period
		of CPU is eliminotea.
25.		93 93
5		851
		60/60/

35	DATE:	
	Flow chart:	()
-	CPU sends read request to device.	0
	request to device	
K	CPU does other stuff.	
8		
5/	CPU receives interrupt (from interface)	C
	CPU reads word	O.
	from device	0
	1	
d	CPU writes word	
01	to main memory	
		6
and the same of th	No Done	0
	Yes	
Open Code	Next inst	
	-0,1 -0,1	
(3)	Direct Memory Access (DMA)	-
the confidence of	Contract Con	0
وسا	To teransfer large blocks of data at high	-
	speed between external devices & main	
	memory, DMA approach is used.	_
	10/ 100/	C
	DMA allows data tenansfer directly how I/O	90°
ELA.	devices and main memory with minimal	
	intervation of CPV.	_
LS.	25'	
) (		

dest		85%	85%	DATE:PAGE:	.!!
		DMA cox	ntroller 18 no	thing but the	e I/Do
		authority	to read &	write memor	4
981		78	tuoller itself	181	
		transfer t	Ju main men	2 I/0 0	levi ce?
	(ب	of the tou	rly involved in	heginning	& end
98		78,	761	et allen de tu	ausle a
	(3)	data b/10	the DMA condevice and so execute on	1M & then	CPUS
	د	1,	a transfer is		DMA
92,		controller	interrupts.	the CPU.	<i>WIII</i>
	0	Flourchart 1-	CPV sende	s read request	(i)
				closs other stuff	t
9,7		60	CPU	receives DMA inte	• /
			Next	instr.	©.
25		25	25	45	
		60/	60/		

16	ys' ys'
	DATE:
K	Input - Output Processor: -
	The Snort Output Processor (TOO)
	like a CPV that handles the defails of PID
	eperations.
P	11.
1	It is having more facilities than DMA controller.
	If is enhancement of DMA controller.
-	The TOO and the Company of the Compa
	The IOP can fetch & execute its own insta
10	that are designed to characterize I/O transfers.
1	It can perform other processing-tasks like with metic, logic, branching and code
	translation.
-	It communicates with the process by the
	means of DMA.
	5 15
	The advantage is the I/O devices can
	directly access main memory without intervention
	of CDA.
	CPU
	Memory I/O devices
	Unit (QQQ)
	IOP
	<u> </u>
	Memory
	Bus
169	651
,/	60/ 60/

		In China congruent (China		-
85	86	8	A PAGE:	
*	Asynchrone	data terre	ufer mode!	Co
	In this d	ata transfer 1	node, the data	
85	Lynchronize	d with same	clock pulse.	_
	This is us matches in	ed when the	devires de not	5
	In this all	de vices care	independent	
5	and each	have its own	private clock.	-0
	independent .		Control signals	
	units . So, h	oth devices co		_
j	Strake conto		CO/	
	of the units	signal is sup to indicate	the other unit	
65	sinen line L	namps nas 1	D OCEUS.	
	Denla	Stabe 17	Dévice O	- C
	1 1	1	2	_
92,	60/5	60/5	92,	