



* Register :-

Register is one of the small seat of data holding place, that are part of the computer processor or computer memory. A register may hold an instruction, a storage address or any kind of data. It holds the binary data.


→ Register is a data storage device that are more sophisticated than latch. A register is a group of binary cells suitable for holding binary information.

* Shift Register :- A register that is used to assemble and store information arriving from a serial source called shift register. Each flip-flop of shift register is connected to the output of the previous flip-flop and common clock pulse is applied to the all flip-flop.

→ There are four types of shift register :-

- i) Serial in Serial out (SISO)
- ii) Serial in Parallel out (SIPO)
- iii) Parallel in Parallel out (PIPO)
- iv) Parallel in Serial out (PISO)

i) SISO shift register :- In SISO shift register serial input data is applied at the input of first flip-flop. Serial output data can be constructed at the output of last flip-flop. All flip-flop are connected in synchronous manner and transfer data from D_A to Q_D .




Eg:- Assume 1011 data to be stored and transfer.

Clock	Data (1011)	Q_A	Q_B	Q_C	Q_D
0 th	1	0	0	0	0
1 st	0	1	0	0	0
2 nd	1	1	1	0	0
3 rd	1	0	1	1	0
4 th	0	1	0	1	1
5 th	0	0	1	0	1
6 th	0	0	0	1	0
7 th	0	0	0	0	1

o/p



ii) SISO shift register:- In this type of register input data is applied serially and O/P is connected parallelly.



Eg:- Assume 1011 data to be stored and transfer.

Clock	Data(1011)	Q _A	Q _B	Q _C	Q _D
0 th	1	0	0	0	0
1 st	1	1	0	0	0
2 nd	0	1	1	0	0
3 rd	1	0	1	1	0
4 th	0	1	0	1	1


Parallel o/p

iii) PISO shift register:- In PISO shift register I/P is applied parallelly and O/P is taken serially.

Parallel In

DATE: ___/___/___

PAGE: ___



Clock	Load	Load	D _A	D _B	D _C	D _D	Q _A	Q _B	Q _C	Q _D
0 th	1	0	1				0	0	0	0
1 st	1	0	1	1			1	0	0	0
2 nd	1	0	1	1	0		1	1	0	0
3 rd	1	0	1	1	0	1	0	1	1	0
4 th			0	0	0	0	1	0	1	1
5 th			0	0	0	0	0	1	0	1
6 th			0	0	0	0	0	0	1	0
7 th			0	0	0	0	0	0	0	1




DATE: ___/___/___

PAGE: _____

iv) PIPO shift register:- In PIPO shift register I/P is applied parallelly and O/P is taken parallelly. This is also called "Buffer Register".

Parallel I/P



Parallel o/p

Clock	Data (1011)	QA	QB	QC	QD
0 th	1	0	0	0	0
1 st	1 1	1	0	0	0
2 nd	1 1 0	1	1	0	0
3 rd	1 1 0 1	0	1	1	0
4 th	0 0 0 0	1	0	1	1



DATE: ___/___/___

PAGE: ___

* Bidirectional shift register:—

Bidirectional shift registers are the storage device capable of shifting the data either right or left depending on the mode selected.