

EX. NO: 02

DATE :

MULTIPLEXERS AND DEMULTIPLEXERS

AIM: To simulate Multiplexers and Demultiplexers in behavior, structural, and dataflow model of Verilog HDL.

SOFTWARE USED: Xilinx Vivado

HARDWARE USED: Basys3 FPGA Board

MULTIPLEXERS:

VERILOG HDL CODES:

4:1 Multiplexer in behavioral model:

```
module four_mux_behav(data_in,sel,data_out);
    input [3:0] data_in;
    input [1:0] sel;
    output data_out;
    reg data_out;
    always@(*)
    begin
        if (sel == 2'b00)
            begin data_out=data_in[0]; end
        else if (sel == 2'b01)
            begin data_out=data_in[1]; end
        else if (sel == 2'b10)
            begin data_out= data_in[2];end
        else if (sel == 2'b11)
            begin data_out=data_in[3]; end
        end
    endmodule
```

4:1 Multiplexer in structural model:

```
module four_mux_struct( data_in,sel,data_out);
    input [0:3] data_in;
    input [1:0] sel;
    output data_out;
    wire not_sel0, not_sel1;
    wire x, y, z,w;
    not (not_sel0, sel[0]);
    not (not_sel1, sel[1]);
    and(x, data_in[0], not_sel1, not_sel0);
    and (y, data_in[1], not_sel1, sel[0]);
    and (z, data_in[2], sel[1], not_sel0);
    and (w,data_in[3], sel[1], sel[0]);
    or (data_out, x, y, z,w);
endmodule
```

4:1 Multiplexer in dataflow model:

```
module four_mux_data (data_in,sel,data_out);
    input [3:0] data_in;
    input [1:0] sel;
    output    data_out;
    assign data_out = ((sel == 2'b00)& data_in[0] |(sel == 2'b01)& data_in[1] |(sel == 2'b10)&
    data_in[2] |(sel == 2'b11)&data_in[3]);
endmodule
```

Testbench of 4:1 Multiplexer:

```
module tb_mux4to1;
    reg [3:0] data_in;
    reg [1:0] sel;
    wire data_out;
    four_mux_data FM1(.data_in(data_in), .sel(sel), .data_out(data_out));
    //four_mux_behav FM2(.data_in(data_in), .sel(sel), .data_out(data_out));
    // four_mux_struct FM3(.data_in(data_in), .sel(sel), .data_out(data_out));
    initial begin
        data_in = 4'b1010;
        sel = 2'b00;
        #10 sel = 2'b01;
        #10 sel = 2'b10;
        #10 sel = 2'b11;
        #10;
        data_in = 4'b1110;
        sel = 2'b00;
        #10 sel = 2'b01;
        #10 sel = 2'b10;
        #10 sel = 2'b11;
        #10;
        data_in = 4'b1100;
        sel = 2'b00;
        #10 sel = 2'b01;
        #10 sel = 2'b10;
        #10 sel = 2'b11;
        #10 $stop;
        $monitor(" sel = %b, data_in = %b, data_out = %b", sel, data_in, data_out);
    end
endmodule
```

8:1 Multiplexer: (behavioral model)

```
module eight_mux_behav(data_in,sel,data_out);
    input [7:0] data_in;
    input [2:0] sel;
    output data_out;
    reg data_out;
    always@(*)
    begin
        if (sel == 3'b000)
            begin data_out=data_in[0]; end
        else if (sel == 3'b001)
            begin data_out=data_in[1]; end
        else if (sel == 3'b010)
            begin data_out= data_in[2];end
        else if (sel == 3'b111)
            begin data_out=data_in[3]; end
        if (sel == 3'b100)
            begin data_out=data_in[4]; end
        else if (sel == 3'b101)
            begin data_out=data_in[5]; end
        else if (sel == 3'b110)
            begin data_out= data_in[6];end
        else if (sel == 3'b111)
            begin data_out=data_in[7]; end
        end
    endmodule
```

Testbench of 8:1 Multiplexer:

```
module tb_mux8to1;
    reg [7:0] data_in;
    reg [2:0] sel;
    wire data_out;
    // eight_mux_data FM1(.data_in(data_in), .sel(sel), .data_out(data_out));
    eight_mux_behav FM2(.data_in(data_in), .sel(sel), .data_out(data_out));
    // eight_mux_struct FM3(.data_in(data_in), .sel(sel), .data_out(data_out));
    initial begin
        data_in = 8'b11001010;
        sel = 3'b000;
        #10 sel = 3'b001;
        #10 sel = 3'b010;
        #10 sel = 3'b011;
        #10 sel = 3'b100;
        #10 sel = 3'b101;
        #10 sel = 3'b110;
        #10 sel = 3'b111;
        #10;

        data_in = 8'b00011100;
        sel = 3'b000;
        #10 sel = 3'b001;
        #10 sel = 3'b010;
        #10 sel = 3'b011;
```

```

#10 sel = 3'b100;
#10 sel = 3'b101;
#10 sel = 3'b110;
#10 sel = 3'b111;

#10; $stop;
$monitor(" sel = %b, data_in = %b, data_out = %b", sel, data_in, data_out);
end
endmodule

```

16:1 Multiplexer using 4:1 Multiplexer:

```

module four_mux_structral( data_in,sel,data_out);
    input [3:0] data_in;
    input [1:0] sel;
    output data_out;
    wire not_sel0, not_sel1;
    wire x, y, z,w;
    not (not_sel0, sel[0]);
    not (not_sel1, sel[1]);
    and(x, data_in[0], not_sel1, not_sel0);
    and (y, data_in[1], not_sel1, sel[0]);
    and (z, data_in[2], sel[1], not_sel0);
    and (w,data_in[3], sel[1], sel[0]);
    or (data_out, x, y, z,w);
endmodule

module sixteen_mux(data_in,sel,data_out);
    input [15:0] data_in;
    input [3:0] sel;
    output data_out;
    wire w,x,y,z;
    wire [3:0] s;
    assign s[0]=w;
    assign s[1]=x;
    assign s[2]=y;
    assign s[3]=z;

    four_mux_structral FM1( data_in[3:0],sel[1:0],w);
    four_mux_structral FM2( data_in[7:4],sel[1:0],x);
    four_mux_structral FM3( data_in[11:8],sel[1:0],y);
    four_mux_structral FM4( data_in[15:12],sel[1:0],z);
    four_mux_structral FM5( s,sel[3:2],data_out);
endmodule

```

Testbench of 16:1 Multiplexer:

```
module sixteen_mux_test;
    reg [15:0] data_in;
    reg [3:0] sel;
    wire data_out;
    sixteen_mux SM(.data_in(data_in), .sel(sel), .data_out(data_out));
    initial begin

        data_in = 16'b1100001010110101;
        sel = 4'b0000;
        #10 sel = 4'b0001;
        #10 sel = 4'b0010;
        #10 sel = 4'b0011;
        #10 sel = 4'b0100;
        #10 sel = 4'b0101;
        #10 sel = 4'b0110;
        #10 sel = 4'b0111;
        #10 sel = 4'b1000;
        #10 sel = 4'b1001;
        #10 sel = 4'b1010;
        #10 sel = 4'b1011;
        #10 sel = 4'b1100;
        #10 sel = 4'b1101;
        #10 sel = 4'b1110;
        #10 sel = 4'b1111;

        #10 data_in = 16'b1000011010101010;
        sel = 4'b0000;
        #10 sel = 4'b0001;
        #10 sel = 4'b0010;
        #10 sel = 4'b0011;
        #10 sel = 4'b0100;
        #10 sel = 4'b0101;
        #10 sel = 4'b0110;
        #10 sel = 4'b0111;
        #10 sel = 4'b1000;
        #10 sel = 4'b1001;
        #10 sel = 4'b1010;
        #10 sel = 4'b1011;
        #10 sel = 4'b1100;
        #10 sel = 4'b1101;
        #10 sel = 4'b1110;
        #10 sel = 4'b1111;
        #10; $stop;
        $monitor(" sel = %b, data_in = %b, data_out = %b", sel, data_in, data_out);
    end

endmodule
```

32:1 Multiplexer using 8:1 Multiplexer and 4:1 Multiplexer:

```
`timescale 1ns / 1ps
module four_mux_data1 (data_in,sel,data_out);
    input [3:0] data_in;
    input [1:0] sel;
    output data_out;
    assign data_out = ((sel == 2'b00)& data_in[0] |(sel == 2'b01)& data_in[1] |(sel == 2'b10)&
data_in[2] |(sel == 2'b11)&data_in[3]);
endmodule
```

```
module eight_mux_behav1(data_in,sel,data_out);
    input [7:0] data_in;
    input [2:0] sel;
    output data_out;
    reg data_out;
    always@(*)
    begin
        if (sel == 3'b000)
            begin data_out=data_in[0]; end
        else if (sel == 3'b001)
            begin data_out=data_in[1]; end
        else if (sel == 3'b010)
            begin data_out= data_in[2];end
        else if (sel == 3'b111)
            begin data_out=data_in[3]; end
        if (sel == 3'b100)
            begin data_out=data_in[4]; end
        else if (sel == 3'b101)
            begin data_out=data_in[5]; end
        else if (sel == 3'b110)
            begin data_out= data_in[6];end
        else if (sel == 3'b111)
            begin data_out=data_in[7]; end
        end
    endmodule
```

```
module mux32to1(data_in,sel,data_out);
    input [31:0] data_in;
    input [4:0] sel;
    output data_out;
    wire w,x,y,z;
    wire [3:0] s;
    assign s[0]=w;
    assign s[1]=x;
    assign s[2]=y;
    assign s[3]=z;

    eight_mux_behav1 FM1( data_in[7:0],sel[2:0],w);
    eight_mux_behav1 FM2( data_in[15:8],sel[2:0],x);
    eight_mux_behav1 FM3( data_in[23:16],sel[2:0],y);
    eight_mux_behav1 FM4( data_in[31:24],sel[2:0],z);
    four_mux_data1 FM5( s,sel[4:3],data_out);
endmodule
```

Testbench of 32:1 Multiplexer:

```
module mux32to1_test;
    reg [31:0] data_in;
    reg [4:0] sel;
    wire data_out;
    mux32to1 SM(.data_in(data_in), .sel(sel), .data_out(data_out));
    initial begin
        data_in = 32'b11000010101101011100001010110101;
        sel = 5'b00000;
        #10 sel = 5'b00001;
        #10 sel = 5'b00010;
        #10 sel = 5'b00011;
        #10 sel = 5'b00100;
        #10 sel = 5'b00101;
        #10 sel = 5'b00110;
        #10 sel = 5'b00111;
        #10 sel = 5'b01000;
        #10 sel = 5'b01001;
        #10 sel = 5'b01010;
        #10 sel = 5'b01011;
        #10 sel = 5'b01100;
        #10 sel = 5'b01101;
        #10 sel = 5'b01110;
        #10 sel = 5'b01111;
        #10 sel = 5'b10000;
        #10 sel = 5'b10001;
        #10 sel = 5'b10010;
        #10 sel = 5'b10011;
        #10 sel = 5'b10100;
        #10 sel = 5'b10101;
        #10 sel = 5'b10110;
        #10 sel = 5'b10111;
        #10 sel = 5'b11000;
        #10 sel = 5'b11001;
        #10 sel = 5'b11010;
        #10 sel = 5'b11011;
        #10 sel = 5'b11100;
        #10 sel = 5'b11101;
        #10 sel = 5'b11110;
        #10 sel = 5'b11111;
        #10

        data_in = 32'b110000101110000101011010101010101;
        sel = 5'b00000;
        #10 sel = 5'b00001;
        #10 sel = 5'b00010;
        #10 sel = 5'b00011;
        #10 sel = 5'b00100;
        #10 sel = 5'b00101;
        #10 sel = 5'b00110;
        #10 sel = 5'b00111;
        #10 sel = 5'b01000;
```


```

#10 sel = 5'b01001;
#10 sel = 5'b01010;
#10 sel = 5'b01011;
#10 sel = 5'b01100;
#10 sel = 5'b01101;
#10 sel = 5'b01110;
#10 sel = 5'b01111;
#10 sel = 5'b10000;
#10 sel = 5'b10001;
#10 sel = 5'b10010;
#10 sel = 5'b10011;
#10 sel = 5'b10100;
#10 sel = 5'b10101;
#10 sel = 5'b10110;
#10 sel = 5'b10111;
#10 sel = 5'b11000;
#10 sel = 5'b11001;
#10 sel = 5'b11010;
#10 sel = 5'b11011;
#10 sel = 5'b11100;
#10 sel = 5'b11101;
#10 sel = 5'b11110;
#10 sel = 5'b11111;
#10; $stop;
$monitor(" sel = %b, data_in = %b, data_out = %b", sel, data_in, data_out);
end
endmodule


```

SIMULATION WAVEFORMS:


4:1 Multiplexer in behavioral model:




4:1 Multiplexer in structural model:




4:1 Multiplexer in dataflow model:



8:1 Multiplexer: (behavioral model)




16:1 Multiplexer using 4:1 Multiplexer:



32:1 Multiplexer using 8:1 Multiplexer and 4:1 Multiplexer:

project_221203/project_221203.xpr - Vivado 2024.1.1



HADWARE OUTPUT:

4:1 Multiplexer:

I/O ports:

data_in[3]: R3

data_in[0]: V2

data_out: L1

data_in[2]: T2


sel[1]: R2

data_in[1]: T3

sel[0]: T1

For data_in[3]=1, data_in[2]=0, data_in[1]=0, data_in[0]=0

sel[1]=1, sel[0]=1



8:1 Multiplexer:

I/O ports:

data_in[7]: R2

data_in[3]: R3

sel[2]: W16

data_in[6]: T1

data_in[2]: T2

sel[1]: V16

data_in[5]: U1

data_in[1]: T3


sel[0]: V17

data_in[4]: W2

data_in[0]: V2

data_out: U16

For data_in[7]=1, data_in[6]=0, data_in[5]=0, data_in[4]=0
data_in[3]=0, data_in[2]=0, data_in[1]=0, data_in[0]=0
sel[2]=1, sel[1]=1, sel[0]=1




16:1 Multiplexer:

I/O ports:


data_in[15]: R3	data_in[7]: W17	
data_in[14]: T2	data_in[6]: W16	sel[3]: R2
data_in[13]: T3	data_in[5]: V16	sel[2]: T1
data_in[12]: V2	data_in[4]: V17	sel[1]: U1
data_in[11]: W13	data_in[3]: W19	sel[0]: W2
data_in[10]: W14	data_in[2]: U18	data_out: L1
data_in[9]: V15	data_in[1]: T17	
data_in[8]: W15	data_in[0]: T18	

For data_in[15]=1, data_in[14]=0, data_in[13]=0, data_in[12]=0
data_in[11]=0, data_in[10]=0, data_in[9]=0, data_in[8]=0
data_in[7]=0, data_in[6]=0, data_in[5]=0, data_in[4]=0
data_in[3]=0, data_in[2]=0, data_in[1]=0, data_in[0]=0
sel[3]=1, sel[2]=1, sel[1]=1, sel[0]=1




CIRCUIT DIAGRAMS AND TRUTH TABLES:

4:1 Multiplexer:



$$Y = A'B'D0 + AB'D1 + A'BD2 + ABD3$$

8:1 Multiplexer:



$$Y = A_0S_2'S_1'S_0' + A_1S_2'S_1'S_0 + A_2S_2'S_1S_0' + A_3S_2'S_1S_0 + A_4S_2S_1'S_0' + A_5S_2S_1'S_0 + A_6S_2S_1S_0' + A_7S_2S_1S_0$$






Fig. 8:1 multiplexer

16:1 Multiplexer using 4:1 Multiplexer:



32:1 Multiplexer:



DEMULTIPLEXERS:

VERILOG HDL CODES:

1:4 Demultiplexer in behavioral model:

```
module demux1to4_behav(data_in,sel,data_out);
input data_in;
input [1:0] sel;
output reg [3:0] data_out;
always@(*)
begin
    if(sel==2'b00)
        begin data_out={3'b0,data_in}; end
    else if(sel==2'b01)
        begin data_out={2'b0,data_in, 1'b0}; end
    else if(sel==2'b10)
        begin data_out={1'b0,data_in,2'b00}; end
    else if(sel==2'b11)
        begin data_out={data_in,3'b000}; end
    else
        begin data_out = 4'b0000; end
    end
endmodule
```

1:4 Demultiplexer in structural model:

```
module demux1to4_struct(data_in,sel,data_out);
input data_in;
input [1:0] sel;
output [3:0] data_out;
wire w1,w2;
not (w1, sel[0]);
not (w2, sel[1]);
and (data_out[0],w1,w2,data_in);
and (data_out[1],sel[0],w2,data_in);
and (data_out[2],w1,sel[1],data_in);
and (data_out[3],sel[0],sel[1],data_in);
endmodule
```

1:4 Demultiplexer in dataflow model:

```
module demux1to4_data(data_in,sel,data_out);
input data_in;
input [1:0] sel;
output [3:0] data_out;
assign data_out[0]==(sel==2'b00)& data_in;
assign data_out[1]==(sel==2'b01)& data_in;
assign data_out[2]==(sel==2'b10)& data_in;
assign data_out[3]==(sel==2'b11)& data_in;
endmodule
```

Testbench of 1:4 Demultiplexer:

```
module tb_demux;
    reg data_in;
    reg [1:0] sel;
    wire [3:0] data_out;
    //demux1to4_behav DM1 (.data_in(data_in), .sel(sel), .data_out(data_out));
    //demux1to4_data DM2 (.data_in(data_in), .sel(sel), .data_out(data_out));
    demux1to4_struct DM3 (.data_in(data_in), .sel(sel), .data_out(data_out));
    initial begin
        $monitor("sel = %b, data_in = %b, data_out = %b", sel, data_in, data_out);
        data_in = 1'b1;
        sel = 2'b00;
        #10 sel = 2'b01;
        #10 sel = 2'b10;
        #10 sel = 2'b11;
        #10 data_in = 1'b0;
        sel = 2'b00;
        #10 sel = 2'b01;
        #10 sel = 2'b10;
        #10 sel = 2'b11;
        #10 $stop;
    end
endmodule
```

1:8 Demultiplexer:

```
module demux1to8_data(data_in,sel,data_out);
    input data_in;
    input [2:0] sel;
    output [7:0] data_out;
    assign data_out[0]=((sel==3'b000)& data_in);
    assign data_out[1]=((sel==3'b001)& data_in);
    assign data_out[2]=((sel==3'b010)& data_in);
    assign data_out[3]=((sel==3'b011)& data_in);
    assign data_out[4]=((sel==3'b100)& data_in);
    assign data_out[5]=((sel==3'b101)& data_in);
    assign data_out[6]=((sel==3'b110)& data_in);
    assign data_out[7]=((sel==3'b111)& data_in);
endmodule
```

Testbench of 1:8 Demultiplexer:

```
module tb_demux1to8;
    reg data_in;
    reg [2:0] sel;
    wire [7:0] data_out;
    demux1to8_data DM2 (.data_in(data_in), .sel(sel), .data_out(data_out));
    initial begin
        $monitor("sel = %b, data_in = %b, data_out = %b", sel, data_in, data_out);
        data_in = 1'b1;
        sel = 3'b000;
        #10 sel = 3'b001;
        #10 sel = 3'b010;
        #10 sel = 3'b011;
        #10 sel = 3'b100;
    end
endmodule
```

```

#10 sel = 3'b101;
#10 sel = 3'b110;
#10 sel = 3'b111;

#10 data_in = 1'b0;
sel = 3'b000;
#10 sel = 3'b001;
#10 sel = 3'b010;
#10 sel = 3'b011;
#10 sel = 3'b100;
#10 sel = 3'b101;
#10 sel = 3'b110;
#10 sel = 3'b111;
#10 $stop;
end
endmodule

```

1:16 Demultiplexer using 1:4 Demultiplexer:

```

module demux1to16(data_in,sel,data_out);
input data_in;
input [3:0] sel;
output [15:0] data_out;
wire [3:0]a;
demux1to4_struct DM1(data_in,sel[3:2],a[3:0]);
demux1to4_struct DM2(a[0],sel[1:0],data_out[3:0]);
demux1to4_struct DM3(a[1],sel[1:0],data_out[7:4]);
demux1to4_struct DM4(a[2],sel[1:0],data_out[11:8]);
demux1to4_struct DM5(a[3],sel[1:0],data_out[15:12]);
endmodule

```

```

module demux1to4_struct(data_in,sel,data_out);
input data_in;
input [1:0] sel;
output [3:0] data_out;
wire w1,w2;
not (w1, sel[0]);
not (w2, sel[1]);
and (data_out[0],w1,w2,data_in);
and (data_out[1],sel[0],w2,data_in);
and (data_out[2],w1,sel[1],data_in);
and (data_out[3],sel[0],sel[1],data_in);
endmodule

```

Testbench of 1:16 Demultiplexer:

```

module tb_demux1to16;
reg data_in;
reg [3:0] sel;
wire [15:0] data_out;
demux1to16 DM2 (.data_in(data_in), .sel(sel), .data_out(data_out));
initial begin
    $monitor("sel = %b, data_in = %b, data_out = %b", sel, data_in, data_out);
    data_in = 1'b1;
    sel = 4'b0000;

```



```

        #10 sel = 4'b0001;
        #10 sel = 4'b0010;
        #10 sel = 4'b0011;
        #10 sel = 4'b0100;
        #10 sel = 4'b0101;
        #10 sel = 4'b0110;
        #10 sel = 4'b0111;
        #10 sel = 4'b1000;
        #10 sel = 4'b1001;
        #10 sel = 4'b1010;
        #10 sel = 4'b1011;
        #10 sel = 4'b1100;
        #10 sel = 4'b1101;
        #10 sel = 4'b1110;
        #10 sel = 4'b1111;
        data_in = 1'b0;
        #10 sel = 4'b0000;
        #10 sel = 4'b0001;
        #10 sel = 4'b0010;
        #10 sel = 4'b0011;
        #10 sel = 4'b0100;
        #10 sel = 4'b0101;
        #10 sel = 4'b0110;
        #10 sel = 4'b0111;
        #10 sel = 4'b1000;
        #10 sel = 4'b1001;
        #10 sel = 4'b1010;
        #10 sel = 4'b1011;
        #10 sel = 4'b1100;
        #10 sel = 4'b1101;
        #10 sel = 4'b1110;
        #10 sel = 4'b1111;
        #10 $stop;
    end
endmodule

```

1:32 Demultiplexer using 1:8 Demultiplexer and 1:4 Demultiplexer:

```

module demux1to32(data_in,sel,data_out);
    input data_in;
    input [4:0] sel;
    output [31:0] data_out;
    wire [3:0]a;
    demux1to4 DM1(data_in,sel[4:3],a[3:0]);
    demux1to8 DM2(a[0],sel[2:0],data_out[7:0]);
    demux1to8 DM3(a[1],sel[2:0],data_out[15:8]);
    demux1to8 DM4(a[2],sel[2:0],data_out[23:16]);
    demux1to8 DM5(a[3],sel[2:0],data_out[31:24]);
endmodule

```

```

module demux1to8 (data_in,sel,data_out);
    input data_in;
    input [2:0] sel;
    output [7:0] data_out;

```

```

assign data_out[0]==(sel==3'b000)& data_in;
assign data_out[1]==(sel==3'b001)& data_in;
assign data_out[2]==(sel==3'b010)& data_in;
assign data_out[3]==(sel==3'b011)& data_in;
assign data_out[4]==(sel==3'b100)& data_in;
assign data_out[5]==(sel==3'b101)& data_in;
assign data_out[6]==(sel==3'b110)& data_in;
assign data_out[7]==(sel==3'b111)& data_in;
endmodule

```

```

module demux1to4(data_in,sel,data_out);
input data_in;
input [1:0] sel;
output [3:0] data_out;
wire w1,w2;
not (w1, sel[0]);
not (w2, sel[1]);
and (data_out[0],w1,w2,data_in);
and (data_out[1],sel[0],w2,data_in);
and (data_out[2],w1,sel[1],data_in);
and (data_out[3],sel[0],sel[1],data_in);
endmodule

```

Testbench of 1:32 Demultiplexer:


```

module tb_demux1to32;
    reg data_in;
    reg [4:0] sel;
    wire [31:0] data_out;
    demux1to32 DM2 (.data_in(data_in), .sel(sel), .data_out(data_out));
    initial begin
        $monitor("Time = %0t, sel = %b, data_in = %b, data_out = %b", $time, sel, data_in,
data_out);
        data_in = 1'b1;
        for (integer i = 0; i < 32; i = i + 1) begin
            sel = i;
            #10;
        end
        #10 $stop;
    end
endmodule


```

SIMULATION WAVEFORM:


1:4 Demultiplexer in behavioral model:




1:4 Demultiplexer in dataflow model:




1:4 Demultiplexer in structural model:




1:8 Demultiplexer:



1:16 Demultiplexer:



1:32 Demultiplexer:



HARDWARE OUTPUT:

1:4 Demultiplexer:

I/O ports:

data_out[3]: L1

data_out[2]: P1

data_out[1]: N3

data_out[0]: P3


sel[1]: T1

sel[0]: U1

data_in: R2

For data_in=1

sel[1]=0,sel[0]=0



1:8 Demultiplexer:

I/O ports:

data_out[7]:L1

data_out[6]: P1

data_out[5]: N3

data_out[4]: P3

data_out[3]: U3

data_out[2]: W3

data_out[1]: V3

data_out[0]: V13


sel[2]: T1

sel[1]: U1

sel[0]: W2

data_in: R2

For data_in=1
sel[2]=0 sel[1]=1,sel[0]=1



1:16 Demultiplexer:

I/O ports:


data_out[15]: L1	data_out[8]: V13	data_out[1]: E19
data_out[14]: P1	data_out[7]: V14	data_out[0]: U16
data_out[13]: N3	data_out[6]: U14	sel[3]: T1
data_out[12]: P3	data_out[5]: U15	sel[2]: U1
data_out[11]: U3	data_out[4]: W18	sel[1]: W2
data_out[10]: W3	data_out[3]: V19	sel[0]: R3
data_out[9]: V3	data_out[2]: U19	data_in: R2

For data_in=1
sel[3]=0 , sel[2]=0, sel[1]=0,sel[0]=1



CIRCUIT DIAGRAMS AND TRUTH TABLES:


1:4 Demultiplexer:



Inputs		Output
S ₁	S ₀	
0	0	Y ₀ =D
0	1	Y ₁ =D
1	0	Y ₂ =D
1	1	Y ₃ =D

$$Y_0 = DS_1'S_0'$$

$$Y_1 = DS_1S_0'$$



$$Y_2 = DS_1'S_0$$

$$Y_3 = DS_1S_0$$

1:8 Demultiplexer:

S2	S1	S0	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0
0	0	0	0	0	0	0	0	0	0	D
0	0	1	0	0	0	0	0	0	D	0
0	1	0	0	0	0	0	0	D	0	0
0	1	1	0	0	0	0	D	0	0	0
1	0	0	0	0	0	D	0	0	0	0
1	0	1	0	0	D	0	0	0	0	0
1	1	0	0	D	0	0	0	0	0	0
1	1	1	D	0	0	0	0	0	0	0

$$Y0 = DS2'S1'S0'$$

$$Y1 = DS2'S1'S0$$

$$Y2 = DS2'S1S0'$$



$$Y3 = DS2'S1S0$$

$$Y4 = DS2S1'S0'$$

$$Y5 = DS2S1'S0$$

$$Y6 = DS2S1S0'$$

$$Y7 = DS2S1S0$$



1:16 Demultiplexer:






Fig. 1.18.5 1 : 16 Demux using 1 : 4 Demux

1:32 Demultiplexer:

Using 1:4 demultiplexer and 1:8 demultiplexer



RESULT:

Thus, the logic circuits for the multiplexers and demultiplexers are designed in Verilog HDL and the output combinations are verified using Xilinx Vivado software on the Basys3 FPGA board.