EX. NO: 07

DATE : 24/10/2024

Comparators, Parity Generator and ALU

<u>AIM</u>: To verify the functionalities of Comparators, Parity Generator and ALU using Verilog HDL program.

SOFTWARE USED: Xilinx Vivado


HARDWARE USED: Basys3 FPGA Board

COMPARATOR:

Verilog HDL Code for 4 bit comparator:

```
module comparator 4bit(A, B, less, equal, greater);
  input [3:0] A, B;
  output reg less, equal, greater;
  wire less 1, equal 1, greater 1;
  wire less 0, equal 0, greater 0;
  comparator comp1(
     .A(A[1:0]),
     .B(B[1:0]),
     .less(less 0),
     .equal(equal 0),
     .greater(greater 0)
  );
  comparator comp2(
     .A(A[3:2]),
     .B(B[3:2]),
     .less(less 1),
     .equal(equal 1),
     .greater(greater 1)
  );
always @(*) begin
     if (A[3:2] > B[3:2]) begin
       less = 0; equal = 0; greater = 1;end
     else if (A[3:2] < B[3:2]) begin
       less = 1; equal = 0; greater = 0;end
     else begin
       less = less 0;
       equal = equal 0;
       greater = greater 0;
     end
  end
endmodule
module comparator(A,B, less, equal, greater);
      input [1:0]A,B;
```

```
output reg less, equal, greater;
always@(A or B)
      begin
      if (A>B)
      begin
      less = 0; equal = 0; greater = 1;
      end
  else if (A<B)
     begin
     less = 1; equal = 0; greater = 0;
     end
  else
     begin
     less = 0; equal = 1; greater = 0;
     end
end
endmodule
Test bench for 4 bit Comparator:
module tb comparator;
  reg [3:0] A, B;
  wire less, equal, greater;
  comparator 4bit comp(
     A(A),
     B(B),
     .less(less),
     .equal(equal),
     .greater(greater)
  );
  initial begin
     A = 4'b0010; B = 4'b0011; #10;
     A = 4'b0100; B = 4'b0011; #10;
     A = 4'b0011; B = 4'b0011; #10;
     A = 4'b0001; B = 4'b0010; #10;
     A = 4'b1010; B = 4'b0100; #10;
     A = 4'b1111; B = 4'b1111; #10;
     $finish;
  end
initial begin
  monitor("A = \%b, B = \%b -> less: \%b, equal: \%b, greater: \%b", A, B, less,
equal, greater);
  end
endmodule
```



HARDWARE OUTPUT: I/O ports:

Inputs: Outputs:

A[3]: R2 B[3]: W17 equal: P1
A[2]: T1 B[2]: W16 less: L1
A[1]: U1 B[1]: V16 greater: N3


A[0]: W2 B[0]: V17

For

A[3]=0, A[2]=1, A[1]=1, A[0]=0 B[3]=0, B[2]=1, B[1]=1, B[0]=0

Output:

equal=1, less=0, greater=0



TRUTH TABLE FOR 2 BIT COMARATOR:

A	В	Less	Greater	Equal
00	00	0	0	1
00	01	1	0	0
00	10	1	0	0
00	11	1	0	0
01	00	0	1	0
01	01	0	0	1
01	10	1	0	0
01	11	1	0	0
10	00	0	1	0
10	01	0	1	0
10	10	0	0	1
10	11	1	0	0
11	00	0	1	0
11	01	0	1	0
11	10	0	1	0
11	11	0	0	1

BLOCK DIAGRAM:




Fig. 3: The architecture for 4-bit binary comparator usin a 2-bit elementary binary comparator.


PARITY GENERATOR:

```
Verilog HDL Code:
module evenparitygenerator(d, evenparity);
input [7:0]d;
output reg evenparity;
always@(d)
begin
evenparity=^d;
end
endmodule
```

Test bench for Parity Generator:

```
module tb_evenparitygenerator;
reg [7:0]d;
wire evenparity;
evenparitygenerator EVEN(d, evenparity);
initial
  begin
      d=8'b00000000;
      #100 d=8'b01110110;
      #100 d=8'b00011110;
      #100 d=8'b11111010;
      #100 d=8'b00110000;
      #100 d=8'b00100101;
      #100 $finish;
end
initial begin
$monitor("Time: %0t |d: %b | evenparity: %b", $time,d,evenparity);
end
endmodule
```

SIMULATION WAVEFORM:



HARDWARE OUTPUT:

I/O ports:

Inputs:

Outputs: d[3]: R3 evenparity: L1

 d[7]: R2
 d[3]: R3

 d[6]: T1
 d[2]: T2

 d[5]: U1
 d[1]: T3

 d[4]: W2
 d[0]: V2

For

d[7]=0, d[6]=1, d[5]=1, d[4]=0

d[3]=0, d[2]=1, d[1]=1, d[0]=0

output: evenparity= 1



TRUTH TABLE:

Parity Generator: even

A	В	C	Paritybit
0	0	0	0
0	0	1	1
0	1	1	0

CIRCUIT DIAGRAM:




Fig. even parity generator


ALU:

```
Verilog HDL Code:
module ALU (
  input [2:0] A,
  input [2:0] B,
  input [3:0] opcode,
  output reg [2:0] ALU out,
  output reg Zero
);
always @(*) begin
    case (opcode)
       4'b0000: ALU out = A + B;
       4'b0001: ALU out = A - B;
       4'b0010: ALU out = A * B;
       4'b0011: ALU out = A / B;
       4'b0100: ALU out = A << B;
       4'b0101: ALU out = A >> B;
       4'b0110: ALU out = A << 1;
       4'b0111: ALU out = \{A[0], A[2:1]\};
       4'b1000: ALU out = A \& B;
       4'b1001: ALU out = A | B;
       4'b1010: ALU out = A ^ B;
      4'b1011: ALU out = \sim(A & B);
       4'b1100: ALU out = \sim(A ^ B);
       4'b1101: ALU out = (A > B)? 1:0;
       4'b1110: ALU out = (A < B) ? 1 : 0;
       4'b1111: ALU out = (A == B) ? 1 : 0;
       default: ALU out = 3'b0;
    endcase
    Zero = (ALU \text{ out} == 3'b0) ? 1 : 0;
end
endmodule
```

Test bench for ALU:

```
.Zero(Zero)
  );
initial begin
    A = 3'b101; B = 3'b111;
    opcode = 4'b0000; #10
    opcode = 4'b0001; #10
    opcode = 4'b0010; #10
    opcode = 4'b0011; #10
    opcode = 4'b0100; #10
    opcode = 4'b0101; #10
    opcode = 4'b0110; #10
    opcode = 4'b0111; #10
    opcode = 4'b1000; #10
    opcode = 4'b1001; #10
    opcode = 4'b1010; #10
    opcode = 4'b1011; #10
    opcode = 4'b1100; #10
    opcode = 4'b1101; #10
    opcode = 4'b1110; #10
    opcode = 4'b1111; #10
    $stop;
    end
initial begin
    $monitor("Time: %0t | A: %b | B: %b | Opcode: %b | ALU out: %b | Zero:
                        %b", $time, A, B, opcode, ALU out, Zero);
  end
endmodule
```






HARDWARE OUTPUT:

I/O ports:


Inputs:

A[2]: R2		Outputs:
A[1]: T1		ALU_out [3]: L1
A[0]: U1	opcode [3]: W17	ALU_out [2]: P1
B[2]: W2	opcode [2]: W16	ALU_out [1]: N3
B[1]: R3	opcode [1]: V16	ALU_out [0]:
B[0]: T2	opcode [0]: V17	Zero: U16

For opcode=0110 , A = 0100 , B =0000 Output:



BLOCK DIAGRAM:



1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	
1	ONLY TO
RES	<u>SULT</u> :
1	The Comparators, Parity Generator and ALU has been successfully designed and
1	
	implemented using Verilog HDL, and their functionalities have been thoroughly
1	
1	verified through simulation with Xilinx Vivado software on the Basys3 FPGA
1	board.
1	ooaru.
1	
1	
1	
1	